Commit | Line | Data |
---|---|---|
d662ed26 PM |
1 | /* |
2 | * Performance counter support - PowerPC-specific definitions. | |
3 | * | |
4 | * Copyright 2008-2009 Paul Mackerras, IBM Corporation. | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU General Public License | |
8 | * as published by the Free Software Foundation; either version | |
9 | * 2 of the License, or (at your option) any later version. | |
10 | */ | |
4574910e PM |
11 | #include <linux/types.h> |
12 | ||
9974458e PM |
13 | #include <asm/hw_irq.h> |
14 | ||
4574910e PM |
15 | #define MAX_HWCOUNTERS 8 |
16 | #define MAX_EVENT_ALTERNATIVES 8 | |
ab7ef2e5 | 17 | #define MAX_LIMITED_HWCOUNTERS 2 |
4574910e PM |
18 | |
19 | /* | |
20 | * This struct provides the constants and functions needed to | |
21 | * describe the PMU on a particular POWER-family CPU. | |
22 | */ | |
23 | struct power_pmu { | |
448d64f8 PM |
24 | int n_counter; |
25 | int max_alternatives; | |
26 | unsigned long add_fields; | |
27 | unsigned long test_adder; | |
28 | int (*compute_mmcr)(u64 events[], int n_ev, | |
29 | unsigned int hwc[], unsigned long mmcr[]); | |
30 | int (*get_constraint)(u64 event, unsigned long *mskp, | |
31 | unsigned long *valp); | |
32 | int (*get_alternatives)(u64 event, unsigned int flags, | |
33 | u64 alt[]); | |
34 | void (*disable_pmc)(unsigned int pmc, unsigned long mmcr[]); | |
35 | int (*limited_pmc_event)(u64 event); | |
36 | u32 flags; | |
37 | int n_generic; | |
38 | int *generic_events; | |
39 | int (*cache_events)[PERF_COUNT_HW_CACHE_MAX] | |
106b506c PM |
40 | [PERF_COUNT_HW_CACHE_OP_MAX] |
41 | [PERF_COUNT_HW_CACHE_RESULT_MAX]; | |
4574910e PM |
42 | }; |
43 | ||
44 | extern struct power_pmu *ppmu; | |
45 | ||
0bbd0d4b PM |
46 | /* |
47 | * Values for power_pmu.flags | |
48 | */ | |
49 | #define PPMU_LIMITED_PMC5_6 1 /* PMC5/6 have limited function */ | |
50 | #define PPMU_ALT_SIPR 2 /* uses alternate posn for SIPR/HV */ | |
51 | ||
ab7ef2e5 PM |
52 | /* |
53 | * Values for flags to get_alternatives() | |
54 | */ | |
55 | #define PPMU_LIMITED_PMC_OK 1 /* can put this on a limited PMC */ | |
56 | #define PPMU_LIMITED_PMC_REQD 2 /* have to put this on a limited PMC */ | |
57 | #define PPMU_ONLY_COUNT_RUN 4 /* only counting in run state */ | |
58 | ||
0bbd0d4b PM |
59 | struct pt_regs; |
60 | extern unsigned long perf_misc_flags(struct pt_regs *regs); | |
0bbd0d4b PM |
61 | extern unsigned long perf_instruction_pointer(struct pt_regs *regs); |
62 | ||
105988c0 PM |
63 | /* |
64 | * Only override the default definitions in include/linux/perf_counter.h | |
65 | * if we have hardware PMU support. | |
66 | */ | |
67 | #ifdef CONFIG_PPC_PERF_CTRS | |
68 | #define perf_misc_flags(regs) perf_misc_flags(regs) | |
69 | #endif | |
70 | ||
4574910e | 71 | /* |
448d64f8 PM |
72 | * The power_pmu.get_constraint function returns a 32/64-bit value and |
73 | * a 32/64-bit mask that express the constraints between this event and | |
4574910e PM |
74 | * other events. |
75 | * | |
76 | * The value and mask are divided up into (non-overlapping) bitfields | |
77 | * of three different types: | |
78 | * | |
79 | * Select field: this expresses the constraint that some set of bits | |
80 | * in MMCR* needs to be set to a specific value for this event. For a | |
81 | * select field, the mask contains 1s in every bit of the field, and | |
82 | * the value contains a unique value for each possible setting of the | |
83 | * MMCR* bits. The constraint checking code will ensure that two events | |
84 | * that set the same field in their masks have the same value in their | |
85 | * value dwords. | |
86 | * | |
87 | * Add field: this expresses the constraint that there can be at most | |
88 | * N events in a particular class. A field of k bits can be used for | |
89 | * N <= 2^(k-1) - 1. The mask has the most significant bit of the field | |
90 | * set (and the other bits 0), and the value has only the least significant | |
91 | * bit of the field set. In addition, the 'add_fields' and 'test_adder' | |
92 | * in the struct power_pmu for this processor come into play. The | |
93 | * add_fields value contains 1 in the LSB of the field, and the | |
94 | * test_adder contains 2^(k-1) - 1 - N in the field. | |
95 | * | |
96 | * NAND field: this expresses the constraint that you may not have events | |
97 | * in all of a set of classes. (For example, on PPC970, you can't select | |
98 | * events from the FPU, ISU and IDU simultaneously, although any two are | |
99 | * possible.) For N classes, the field is N+1 bits wide, and each class | |
100 | * is assigned one bit from the least-significant N bits. The mask has | |
101 | * only the most-significant bit set, and the value has only the bit | |
102 | * for the event's class set. The test_adder has the least significant | |
103 | * bit set in the field. | |
104 | * | |
105 | * If an event is not subject to the constraint expressed by a particular | |
106 | * field, then it will have 0 in both the mask and value for that field. | |
107 | */ |