Commit | Line | Data |
---|---|---|
047ea784 PM |
1 | #ifndef _ASM_POWERPC_PCI_BRIDGE_H |
2 | #define _ASM_POWERPC_PCI_BRIDGE_H | |
88ced031 | 3 | #ifdef __KERNEL__ |
7cd1de6b SR |
4 | /* |
5 | * This program is free software; you can redistribute it and/or | |
6 | * modify it under the terms of the GNU General Public License | |
7 | * as published by the Free Software Foundation; either version | |
8 | * 2 of the License, or (at your option) any later version. | |
9 | */ | |
5531e41b | 10 | #include <linux/pci.h> |
a4c9e328 KG |
11 | #include <linux/list.h> |
12 | #include <linux/ioport.h> | |
f4ffd5e5 | 13 | #include <asm-generic/pci-bridge.h> |
a4c9e328 | 14 | |
44ef3390 SR |
15 | struct device_node; |
16 | ||
5531e41b KG |
17 | /* |
18 | * Structure of a PCI controller (host bridge) | |
19 | */ | |
20 | struct pci_controller { | |
21 | struct pci_bus *bus; | |
a4c9e328 | 22 | char is_dynamic; |
7211991f SR |
23 | #ifdef CONFIG_PPC64 |
24 | int node; | |
25 | #endif | |
44ef3390 | 26 | struct device_node *dn; |
a4c9e328 | 27 | struct list_head list_node; |
5531e41b KG |
28 | struct device *parent; |
29 | ||
30 | int first_busno; | |
31 | int last_busno; | |
32 | int self_busno; | |
be8e60d8 | 33 | struct resource busn; |
5531e41b KG |
34 | |
35 | void __iomem *io_base_virt; | |
7211991f SR |
36 | #ifdef CONFIG_PPC64 |
37 | void *io_base_alloc; | |
38 | #endif | |
5531e41b | 39 | resource_size_t io_base_phys; |
13dccb9e | 40 | resource_size_t pci_io_size; |
5531e41b | 41 | |
e9f82cb7 BH |
42 | /* Some machines have a special region to forward the ISA |
43 | * "memory" cycles such as VGA memory regions. Left to 0 | |
44 | * if unsupported | |
45 | */ | |
46 | resource_size_t isa_mem_phys; | |
47 | resource_size_t isa_mem_size; | |
48 | ||
5531e41b | 49 | struct pci_ops *ops; |
70fbb938 SR |
50 | unsigned int __iomem *cfg_addr; |
51 | void __iomem *cfg_data; | |
5531e41b KG |
52 | |
53 | /* | |
54 | * Used for variants of PCI indirect handling and possible quirks: | |
55 | * SET_CFG_TYPE - used on 4xx or any PHB that does explicit type0/1 | |
56 | * EXT_REG - provides access to PCI-e extended registers | |
25985edc | 57 | * SURPRESS_PRIMARY_BUS - we suppress the setting of PCI_PRIMARY_BUS |
5531e41b KG |
58 | * on Freescale PCI-e controllers since they used the PCI_PRIMARY_BUS |
59 | * to determine which bus number to match on when generating type0 | |
60 | * config cycles | |
62c66c8e KG |
61 | * NO_PCIE_LINK - the Freescale PCI-e controllers have issues with |
62 | * hanging if we don't have link and try to do config cycles to | |
63 | * anything but the PHB. Only allow talking to the PHB if this is | |
64 | * set. | |
2e56ff20 | 65 | * BIG_ENDIAN - cfg_addr is a big endian register |
5ce4b596 JB |
66 | * BROKEN_MRM - the 440EPx/GRx chips have an errata that causes hangs on |
67 | * the PLB4. Effectively disable MRM commands by setting this. | |
34642bbb KG |
68 | * FSL_CFG_REG_LINK - Freescale controller version in which the PCIe |
69 | * link status is in a RC PCIe cfg register (vs being a SoC register) | |
5531e41b | 70 | */ |
7cd1de6b SR |
71 | #define PPC_INDIRECT_TYPE_SET_CFG_TYPE 0x00000001 |
72 | #define PPC_INDIRECT_TYPE_EXT_REG 0x00000002 | |
73 | #define PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS 0x00000004 | |
74 | #define PPC_INDIRECT_TYPE_NO_PCIE_LINK 0x00000008 | |
75 | #define PPC_INDIRECT_TYPE_BIG_ENDIAN 0x00000010 | |
5ce4b596 | 76 | #define PPC_INDIRECT_TYPE_BROKEN_MRM 0x00000020 |
34642bbb | 77 | #define PPC_INDIRECT_TYPE_FSL_CFG_REG_LINK 0x00000040 |
5531e41b | 78 | u32 indirect_type; |
5531e41b KG |
79 | /* Currently, we limit ourselves to 1 IO range and 3 mem |
80 | * ranges since the common pci_bus structure can't handle more | |
81 | */ | |
82 | struct resource io_resource; | |
83 | struct resource mem_resources[3]; | |
3fd47f06 | 84 | resource_size_t mem_offset[3]; |
5516b540 | 85 | int global_number; /* PCI domain number */ |
89d93347 BB |
86 | |
87 | resource_size_t dma_window_base_cur; | |
88 | resource_size_t dma_window_size; | |
89 | ||
7211991f SR |
90 | #ifdef CONFIG_PPC64 |
91 | unsigned long buid; | |
34642bbb | 92 | #endif /* CONFIG_PPC64 */ |
7211991f SR |
93 | |
94 | void *private_data; | |
5531e41b KG |
95 | }; |
96 | ||
5531e41b KG |
97 | /* These are used for config access before all the PCI probing |
98 | has been done. */ | |
7cd1de6b SR |
99 | extern int early_read_config_byte(struct pci_controller *hose, int bus, |
100 | int dev_fn, int where, u8 *val); | |
101 | extern int early_read_config_word(struct pci_controller *hose, int bus, | |
102 | int dev_fn, int where, u16 *val); | |
103 | extern int early_read_config_dword(struct pci_controller *hose, int bus, | |
104 | int dev_fn, int where, u32 *val); | |
105 | extern int early_write_config_byte(struct pci_controller *hose, int bus, | |
106 | int dev_fn, int where, u8 val); | |
107 | extern int early_write_config_word(struct pci_controller *hose, int bus, | |
108 | int dev_fn, int where, u16 val); | |
109 | extern int early_write_config_dword(struct pci_controller *hose, int bus, | |
110 | int dev_fn, int where, u32 val); | |
5531e41b | 111 | |
38805e5f KG |
112 | extern int early_find_capability(struct pci_controller *hose, int bus, |
113 | int dev_fn, int cap); | |
114 | ||
5531e41b | 115 | extern void setup_indirect_pci(struct pci_controller* hose, |
d94bad82 VB |
116 | resource_size_t cfg_addr, |
117 | resource_size_t cfg_data, u32 flags); | |
89c2dd62 | 118 | |
50d8f87d RI |
119 | extern int indirect_read_config(struct pci_bus *bus, unsigned int devfn, |
120 | int offset, int len, u32 *val); | |
121 | ||
122 | extern int indirect_write_config(struct pci_bus *bus, unsigned int devfn, | |
123 | int offset, int len, u32 val); | |
124 | ||
89c2dd62 KG |
125 | static inline struct pci_controller *pci_bus_to_host(const struct pci_bus *bus) |
126 | { | |
127 | return bus->sysdata; | |
128 | } | |
129 | ||
98d9f30c BH |
130 | #ifndef CONFIG_PPC64 |
131 | ||
132 | extern int pci_device_from_OF_node(struct device_node *node, | |
133 | u8 *bus, u8 *devfn); | |
134 | extern void pci_create_OF_bus_map(void); | |
135 | ||
89c2dd62 KG |
136 | static inline int isa_vaddr_is_ioport(void __iomem *address) |
137 | { | |
138 | /* No specific ISA handling on ppc32 at this stage, it | |
139 | * all goes through PCI | |
140 | */ | |
141 | return 0; | |
142 | } | |
143 | ||
7cd1de6b | 144 | #else /* CONFIG_PPC64 */ |
1da177e4 | 145 | |
1635317f PM |
146 | /* |
147 | * PCI stuff, for nodes representing PCI devices, pointed to | |
148 | * by device_node->data. | |
149 | */ | |
1635317f PM |
150 | struct iommu_table; |
151 | ||
152 | struct pci_dn { | |
7684b40c | 153 | int busno; /* pci bus number */ |
7684b40c | 154 | int devfn; /* pci device and function number */ |
b5166cc2 | 155 | |
c2e221e8 LV |
156 | struct pci_controller *phb; /* for pci devices */ |
157 | struct iommu_table *iommu_table; /* for phb's or bridges */ | |
c2e221e8 LV |
158 | struct device_node *node; /* back-pointer to the device_node */ |
159 | ||
160 | int pci_ext_config_space; /* for pci devices */ | |
161 | ||
b6ed42a7 | 162 | struct pci_dev *pcidev; /* back-pointer to the pci device */ |
184cd4a3 | 163 | #ifdef CONFIG_EEH |
2a0352fa | 164 | struct eeh_dev *edev; /* eeh device */ |
c2e221e8 | 165 | #endif |
184cd4a3 BH |
166 | #define IODA_INVALID_PE (-1) |
167 | #ifdef CONFIG_PPC_POWERNV | |
168 | int pe_number; | |
169 | #endif | |
1635317f PM |
170 | }; |
171 | ||
172 | /* Get the pointer to a device_node's pci_dn */ | |
173 | #define PCI_DN(dn) ((struct pci_dn *) (dn)->data) | |
174 | ||
b72c1f65 BH |
175 | extern struct pci_dn *pci_get_pdn(struct pci_dev *pdev); |
176 | ||
2eb4afb6 | 177 | extern void * update_dn_pci_info(struct device_node *dn, void *data); |
1da177e4 | 178 | |
40ef8cbc PM |
179 | static inline int pci_device_from_OF_node(struct device_node *np, |
180 | u8 *bus, u8 *devfn) | |
181 | { | |
182 | if (!PCI_DN(np)) | |
183 | return -ENODEV; | |
184 | *bus = PCI_DN(np)->busno; | |
185 | *devfn = PCI_DN(np)->devfn; | |
186 | return 0; | |
187 | } | |
188 | ||
2a0352fa GS |
189 | #if defined(CONFIG_EEH) |
190 | static inline struct eeh_dev *of_node_to_eeh_dev(struct device_node *dn) | |
191 | { | |
1e38b714 GS |
192 | /* |
193 | * For those OF nodes whose parent isn't PCI bridge, they | |
194 | * don't have PCI_DN actually. So we have to skip them for | |
195 | * any EEH operations. | |
196 | */ | |
197 | if (!dn || !PCI_DN(dn)) | |
198 | return NULL; | |
199 | ||
2a0352fa GS |
200 | return PCI_DN(dn)->edev; |
201 | } | |
f8f7d63f GS |
202 | #else |
203 | #define of_node_to_eeh_dev(x) (NULL) | |
2a0352fa GS |
204 | #endif |
205 | ||
2bf6a8fa | 206 | /** Find the bus corresponding to the indicated device node */ |
7cd1de6b | 207 | extern struct pci_bus *pcibios_find_pci_bus(struct device_node *dn); |
2bf6a8fa | 208 | |
2bf6a8fa | 209 | /** Remove all of the PCI devices under this bus */ |
7cd1de6b | 210 | extern void pcibios_remove_pci_devices(struct pci_bus *bus); |
2bf6a8fa LV |
211 | |
212 | /** Discover new pci devices under this bus, and add them */ | |
7cd1de6b | 213 | extern void pcibios_add_pci_devices(struct pci_bus *bus); |
1da177e4 | 214 | |
b5166cc2 | 215 | |
3d5134ee BH |
216 | extern void isa_bridge_find_early(struct pci_controller *hose); |
217 | ||
6dfbde20 BH |
218 | static inline int isa_vaddr_is_ioport(void __iomem *address) |
219 | { | |
220 | /* Check if address hits the reserved legacy IO range */ | |
221 | unsigned long ea = (unsigned long)address; | |
222 | return ea >= ISA_IO_BASE && ea < ISA_IO_END; | |
223 | } | |
224 | ||
3d5134ee BH |
225 | extern int pcibios_unmap_io_space(struct pci_bus *bus); |
226 | extern int pcibios_map_io_space(struct pci_bus *bus); | |
227 | ||
357518fa AB |
228 | #ifdef CONFIG_NUMA |
229 | #define PHB_SET_NODE(PHB, NODE) ((PHB)->node = (NODE)) | |
230 | #else | |
231 | #define PHB_SET_NODE(PHB, NODE) ((PHB)->node = -1) | |
232 | #endif | |
233 | ||
7cd1de6b | 234 | #endif /* CONFIG_PPC64 */ |
5531e41b KG |
235 | |
236 | /* Get the PCI host controller for an OF device */ | |
7cd1de6b SR |
237 | extern struct pci_controller *pci_find_hose_for_OF_device( |
238 | struct device_node* node); | |
5531e41b KG |
239 | |
240 | /* Fill up host controller resources from the OF node */ | |
7cd1de6b SR |
241 | extern void pci_process_bridge_OF_ranges(struct pci_controller *hose, |
242 | struct device_node *dev, int primary); | |
5531e41b | 243 | |
5131d4d8 | 244 | /* Allocate & free a PCI host bridge structure */ |
7cd1de6b | 245 | extern struct pci_controller *pcibios_alloc_controller(struct device_node *dev); |
5131d4d8 BH |
246 | extern void pcibios_free_controller(struct pci_controller *phb); |
247 | ||
5531e41b | 248 | #ifdef CONFIG_PCI |
6dfbde20 | 249 | extern int pcibios_vaddr_is_ioport(void __iomem *address); |
5531e41b | 250 | #else |
6dfbde20 BH |
251 | static inline int pcibios_vaddr_is_ioport(void __iomem *address) |
252 | { | |
253 | return 0; | |
254 | } | |
7cd1de6b | 255 | #endif /* CONFIG_PCI */ |
5531e41b | 256 | |
7cd1de6b SR |
257 | #endif /* __KERNEL__ */ |
258 | #endif /* _ASM_POWERPC_PCI_BRIDGE_H */ |