Merge remote-tracking branch 'agust/next' into next
[linux-2.6-block.git] / arch / powerpc / include / asm / paca.h
CommitLineData
1da177e4 1/*
8882a4da
DG
2 * This control block defines the PACA which defines the processor
3 * specific data for each logical processor on the system.
1da177e4
LT
4 * There are some pointers defined that are utilized by PLIC.
5 *
6 * C 2001 PPC 64 Team, IBM Corp
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License
10 * as published by the Free Software Foundation; either version
11 * 2 of the License, or (at your option) any later version.
8882a4da
DG
12 */
13#ifndef _ASM_POWERPC_PACA_H
14#define _ASM_POWERPC_PACA_H
88ced031 15#ifdef __KERNEL__
1da177e4 16
1426d5a3
ME
17#ifdef CONFIG_PPC64
18
19#include <linux/init.h>
dce6670a
BH
20#include <asm/types.h>
21#include <asm/lppaca.h>
22#include <asm/mmu.h>
23#include <asm/page.h>
24#include <asm/exception-64e.h>
7e57cba0 25#ifdef CONFIG_KVM_BOOK3S_64_HANDLER
2191d657 26#include <asm/kvm_book3s_asm.h>
7e57cba0 27#endif
1da177e4
LT
28
29register struct paca_struct *local_paca asm("r13");
048c8bc9
HD
30
31#if defined(CONFIG_DEBUG_PREEMPT) && defined(CONFIG_SMP)
32extern unsigned int debug_smp_processor_id(void); /* from linux/smp.h */
33/*
34 * Add standard checks that preemption cannot occur when using get_paca():
35 * otherwise the paca_struct it points to may be the wrong one just after.
36 */
37#define get_paca() ((void) debug_smp_processor_id(), local_paca)
38#else
1da177e4 39#define get_paca() local_paca
048c8bc9
HD
40#endif
41
3356bb9f 42#define get_lppaca() (get_paca()->lppaca_ptr)
2f6093c8 43#define get_slb_shadow() (get_paca()->slb_shadow_ptr)
1da177e4
LT
44
45struct task_struct;
ed79ba9e 46struct opal_machine_check_event;
1da177e4
LT
47
48/*
49 * Defines the layout of the paca.
50 *
51 * This structure is not directly accessed by firmware or the service
30ff2e87 52 * processor.
1da177e4
LT
53 */
54struct paca_struct {
91c60b5b 55#ifdef CONFIG_PPC_BOOK3S
1da177e4
LT
56 /*
57 * Because hw_cpu_id, unlike other paca fields, is accessed
58 * routinely from other CPUs (from the IRQ code), we stick to
59 * read-only (after boot) fields in the first cacheline to
60 * avoid cacheline bouncing.
61 */
62
1da177e4 63 struct lppaca *lppaca_ptr; /* Pointer to LpPaca for PLIC */
91c60b5b 64#endif /* CONFIG_PPC_BOOK3S */
1da177e4 65 /*
2ef9481e 66 * MAGIC: the spinlock functions in arch/powerpc/lib/locks.c
1da177e4
LT
67 * load lock_token and paca_index with a single lwz
68 * instruction. They must travel together and be properly
69 * aligned.
70 */
54bb7f4b 71#ifdef __BIG_ENDIAN__
1da177e4
LT
72 u16 lock_token; /* Constant 0x8000, used in locks */
73 u16 paca_index; /* Logical processor number */
54bb7f4b
AB
74#else
75 u16 paca_index; /* Logical processor number */
76 u16 lock_token; /* Constant 0x8000, used in locks */
77#endif
1da177e4 78
1da177e4 79 u64 kernel_toc; /* Kernel TOC address */
1f6a93e4
PM
80 u64 kernelbase; /* Base address of kernel */
81 u64 kernel_msr; /* MSR while running in kernel */
91c60b5b 82#ifdef CONFIG_PPC_STD_MMU_64
1da177e4
LT
83 u64 stab_real; /* Absolute address of segment table */
84 u64 stab_addr; /* Virtual address of segment table */
91c60b5b 85#endif /* CONFIG_PPC_STD_MMU_64 */
1da177e4 86 void *emergency_sp; /* pointer to emergency stack */
7a0268fa 87 u64 data_offset; /* per cpu data offset */
1da177e4
LT
88 s16 hw_cpu_id; /* Physical processor number */
89 u8 cpu_start; /* At startup, processor spins until */
90 /* this becomes non-zero. */
1fc711f7 91 u8 kexec_state; /* set when kexec down has irqs off */
91c60b5b 92#ifdef CONFIG_PPC_STD_MMU_64
e91948fd 93 struct slb_shadow *slb_shadow_ptr;
cf9efce0
PM
94 struct dtl_entry *dispatch_log;
95 struct dtl_entry *dispatch_log_end;
1da177e4
LT
96
97 /*
98 * Now, starting in cacheline 2, the exception save areas
99 */
3c726f8d 100 /* used for most interrupts/exceptions */
bc2e6c6a
MN
101 u64 exgen[13] __attribute__((aligned(0x80)));
102 u64 exmc[13]; /* used for machine checks */
103 u64 exslb[13]; /* used for SLB/segment table misses
3c726f8d 104 * on the linear mapping */
91c60b5b 105 /* SLB related definitions */
bf72aeba 106 u16 vmalloc_sllp;
1da177e4 107 u16 slb_cache_ptr;
735cafc3 108 u32 slb_cache[SLB_CACHE_ENTRIES];
91c60b5b
BH
109#endif /* CONFIG_PPC_STD_MMU_64 */
110
dce6670a 111#ifdef CONFIG_PPC_BOOK3E
dce6670a 112 u64 exgen[8] __attribute__((aligned(0x80)));
f67f4ef5
SW
113 /* Keep pgd in the same cacheline as the start of extlb */
114 pgd_t *pgd __attribute__((aligned(0x80))); /* Current PGD */
115 pgd_t *kernel_pgd; /* Kernel PGD */
a7b8ad40 116 /* We can have up to 3 levels of reentrancy in the TLB miss handler */
f67f4ef5 117 u64 extlb[3][EX_TLB_SIZE / sizeof(u64)];
dce6670a
BH
118 u64 exmc[8]; /* used for machine checks */
119 u64 excrit[8]; /* used for crit interrupts */
120 u64 exdbg[8]; /* used for debug interrupts */
121
122 /* Kernel stack pointers for use by special exceptions */
123 void *mc_kstack;
124 void *crit_kstack;
125 void *dbg_kstack;
126#endif /* CONFIG_PPC_BOOK3E */
127
91c60b5b 128 mm_context_t context;
1da177e4
LT
129
130 /*
131 * then miscellaneous read-write fields
132 */
133 struct task_struct *__current; /* Pointer to current */
134 u64 kstack; /* Saved Kernel stack addr */
135 u64 stab_rr; /* stab/slb round-robin counter */
948cf67c 136 u64 saved_r1; /* r1 save for RTAS calls or PM */
1da177e4 137 u64 saved_msr; /* MSR saved here by enter_rtas */
68730401 138 u16 trap_save; /* Used when bad stack is encountered */
d04c56f7 139 u8 soft_enabled; /* irq soft-enable flag */
7230c564 140 u8 irq_happened; /* irq happened while soft-disabled */
f007cacf 141 u8 io_sync; /* writel() needs spin_unlock sync */
e360adbe 142 u8 irq_work_pending; /* IRQ_WORK interrupt while soft-disable */
2fde6d20 143 u8 nap_state_lost; /* NV GPR values lost in power7_idle */
0127262c 144 u64 sprg3; /* Saved user-visible sprg */
afc07701
MN
145#ifdef CONFIG_PPC_TRANSACTIONAL_MEM
146 u64 tm_scratch; /* TM scratch area for reclaim */
147#endif
c6622f63 148
ed79ba9e
BH
149#ifdef CONFIG_PPC_POWERNV
150 /* Pointer to OPAL machine check event structure set by the
151 * early exception handler for use by high level C handler
152 */
153 struct opal_machine_check_event *opal_mc_evt;
154#endif
155
c6622f63
PM
156 /* Stuff for accurate time accounting */
157 u64 user_time; /* accumulated usermode TB ticks */
158 u64 system_time; /* accumulated system TB ticks */
cf9efce0
PM
159 u64 user_time_scaled; /* accumulated usermode SPURR ticks */
160 u64 starttime; /* TB value snapshot */
161 u64 starttime_user; /* TB value on exit to usermode */
4603ac18 162 u64 startspurr; /* SPURR value snapshot */
cf9efce0
PM
163 u64 utime_sspurr; /* ->user_time when ->startspurr set */
164 u64 stolen_time; /* TB ticks taken by hypervisor */
165 u64 dtl_ridx; /* read index in dispatch log */
166 struct dtl_entry *dtl_curr; /* pointer corresponding to dtl_ridx */
4b7ae55d 167
c14dea04 168#ifdef CONFIG_KVM_BOOK3S_HANDLER
de56a948 169#ifdef CONFIG_KVM_BOOK3S_PR
7e57cba0
AG
170 /* We use this to store guest state in */
171 struct kvmppc_book3s_shadow_vcpu shadow_vcpu;
de56a948 172#endif
3c42bf8a 173 struct kvmppc_host_state kvm_hstate;
4b7ae55d 174#endif
1da177e4
LT
175};
176
1426d5a3 177extern struct paca_struct *paca;
1426d5a3 178extern void initialise_paca(struct paca_struct *new_paca, int cpu);
fc53b420 179extern void setup_paca(struct paca_struct *new_paca);
1426d5a3
ME
180extern void allocate_pacas(void);
181extern void free_unused_pacas(void);
182
183#else /* CONFIG_PPC64 */
184
185static inline void allocate_pacas(void) { };
186static inline void free_unused_pacas(void) { };
187
188#endif /* CONFIG_PPC64 */
1da177e4 189
88ced031 190#endif /* __KERNEL__ */
8882a4da 191#endif /* _ASM_POWERPC_PACA_H */