powerpc/mm/book3e/64: Remove unsupported 64Kpage size from 64bit booke
[linux-2.6-block.git] / arch / powerpc / include / asm / nohash / 64 / pgalloc.h
CommitLineData
f88df14b
DG
1#ifndef _ASM_POWERPC_PGALLOC_64_H
2#define _ASM_POWERPC_PGALLOC_64_H
3/*
4 * This program is free software; you can redistribute it and/or
5 * modify it under the terms of the GNU General Public License
6 * as published by the Free Software Foundation; either version
7 * 2 of the License, or (at your option) any later version.
8 */
9
f88df14b
DG
10#include <linux/slab.h>
11#include <linux/cpumask.h>
12#include <linux/percpu.h>
13
91eea67c
MN
14struct vmemmap_backing {
15 struct vmemmap_backing *list;
16 unsigned long phys;
17 unsigned long virt_addr;
18};
8ff81271 19extern struct vmemmap_backing *vmemmap_list;
91eea67c 20
a0668cdc
DG
21/*
22 * Functions that deal with pagetables that could be at any level of
23 * the table need to be passed an "index_size" so they know how to
24 * handle allocation. For PTE pages (which are linked to a struct
25 * page for now, and drawn from the main get_free_pages() pool), the
26 * allocation size will be (2^index_size * sizeof(pointer)) and
27 * allocations are drawn from the kmem_cache in PGT_CACHE(index_size).
28 *
29 * The maximum index size needs to be big enough to allow any
30 * pagetable sizes we need, but small enough to fit in the low bits of
31 * any page table pointer. In other words all pagetables, even tiny
32 * ones, must be aligned to allow at least enough low 0 bits to
33 * contain this value. This value is also used as a mask, so it must
34 * be one less than a power of two.
35 */
36#define MAX_PGTABLE_INDEX_SIZE 0xf
37
f88df14b 38extern struct kmem_cache *pgtable_cache[];
cf9427b8
AK
39#define PGT_CACHE(shift) ({ \
40 BUG_ON(!(shift)); \
41 pgtable_cache[(shift) - 1]; \
42 })
f88df14b
DG
43
44static inline pgd_t *pgd_alloc(struct mm_struct *mm)
45{
de3b8761
BS
46 return kmem_cache_alloc(PGT_CACHE(PGD_INDEX_SIZE),
47 pgtable_gfp_flags(mm, GFP_KERNEL));
f88df14b
DG
48}
49
5e541973 50static inline void pgd_free(struct mm_struct *mm, pgd_t *pgd)
f88df14b 51{
a0668cdc 52 kmem_cache_free(PGT_CACHE(PGD_INDEX_SIZE), pgd);
f88df14b
DG
53}
54
27209206 55#define pgd_populate(MM, PGD, PUD) pgd_set(PGD, (unsigned long)PUD)
f88df14b
DG
56
57static inline pud_t *pud_alloc_one(struct mm_struct *mm, unsigned long addr)
58{
de3b8761
BS
59 return kmem_cache_alloc(PGT_CACHE(PUD_INDEX_SIZE),
60 pgtable_gfp_flags(mm, GFP_KERNEL));
f88df14b
DG
61}
62
5e541973 63static inline void pud_free(struct mm_struct *mm, pud_t *pud)
f88df14b 64{
a0668cdc 65 kmem_cache_free(PGT_CACHE(PUD_INDEX_SIZE), pud);
f88df14b
DG
66}
67
68static inline void pud_populate(struct mm_struct *mm, pud_t *pud, pmd_t *pmd)
69{
27209206 70 pud_set(pud, (unsigned long)pmd);
f88df14b
DG
71}
72
f281b5d5
AK
73static inline void pmd_populate_kernel(struct mm_struct *mm, pmd_t *pmd,
74 pte_t *pte)
75{
27209206 76 pmd_set(pmd, (unsigned long)pte);
f281b5d5
AK
77}
78
79static inline void pmd_populate(struct mm_struct *mm, pmd_t *pmd,
80 pgtable_t pte_page)
81{
27209206 82 pmd_set(pmd, (unsigned long)page_address(pte_page));
f281b5d5
AK
83}
84
2f569afd 85#define pmd_pgtable(pmd) pmd_page(pmd)
f88df14b 86
d614bb04
AK
87static inline pte_t *pte_alloc_one_kernel(struct mm_struct *mm,
88 unsigned long address)
89{
32d6bd90 90 return (pte_t *)__get_free_page(GFP_KERNEL | __GFP_ZERO);
d614bb04
AK
91}
92
93static inline pgtable_t pte_alloc_one(struct mm_struct *mm,
94 unsigned long address)
95{
96 struct page *page;
97 pte_t *pte;
98
de3b8761 99 pte = (pte_t *)__get_free_page(GFP_KERNEL | __GFP_ZERO | __GFP_ACCOUNT);
d614bb04
AK
100 if (!pte)
101 return NULL;
102 page = virt_to_page(pte);
4f804943
KS
103 if (!pgtable_page_ctor(page)) {
104 __free_page(page);
105 return NULL;
106 }
d614bb04
AK
107 return page;
108}
109
110static inline void pte_free_kernel(struct mm_struct *mm, pte_t *pte)
111{
112 free_page((unsigned long)pte);
113}
114
115static inline void pte_free(struct mm_struct *mm, pgtable_t ptepage)
116{
117 pgtable_page_dtor(ptepage);
118 __free_page(ptepage);
119}
120
934828ed 121extern void pgtable_free_tlb(struct mmu_gather *tlb, void *table, int shift);
d614bb04 122#ifdef CONFIG_SMP
934828ed
AK
123extern void __tlb_remove_table(void *_table);
124#endif
d614bb04
AK
125static inline void __pte_free_tlb(struct mmu_gather *tlb, pgtable_t table,
126 unsigned long address)
127{
d614bb04 128 tlb_flush_pgtable(tlb, address);
cf77ee54 129 pgtable_free_tlb(tlb, page_address(table), 0);
d614bb04 130}
f88df14b 131
d614bb04
AK
132static inline pmd_t *pmd_alloc_one(struct mm_struct *mm, unsigned long addr)
133{
de3b8761
BS
134 return kmem_cache_alloc(PGT_CACHE(PMD_CACHE_INDEX),
135 pgtable_gfp_flags(mm, GFP_KERNEL));
d614bb04
AK
136}
137
138static inline void pmd_free(struct mm_struct *mm, pmd_t *pmd)
139{
f940f528 140 kmem_cache_free(PGT_CACHE(PMD_CACHE_INDEX), pmd);
d614bb04
AK
141}
142
a0668cdc 143#define __pmd_free_tlb(tlb, pmd, addr) \
f940f528 144 pgtable_free_tlb(tlb, pmd, PMD_CACHE_INDEX)
27209206 145#ifndef CONFIG_PPC_64K_PAGES
9e1b32ca 146#define __pud_free_tlb(tlb, pud, addr) \
a0668cdc
DG
147 pgtable_free_tlb(tlb, pud, PUD_INDEX_SIZE)
148
27209206 149#endif /* CONFIG_PPC_64K_PAGES */
f88df14b
DG
150
151#define check_pgt_cache() do { } while (0)
152
153#endif /* _ASM_POWERPC_PGALLOC_64_H */