Merge branch 'work.splice' of git://git.kernel.org/pub/scm/linux/kernel/git/viro/vfs
[linux-block.git] / arch / powerpc / include / asm / kvm_host.h
CommitLineData
bbf45ba5
HB
1/*
2 * This program is free software; you can redistribute it and/or modify
3 * it under the terms of the GNU General Public License, version 2, as
4 * published by the Free Software Foundation.
5 *
6 * This program is distributed in the hope that it will be useful,
7 * but WITHOUT ANY WARRANTY; without even the implied warranty of
8 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
9 * GNU General Public License for more details.
10 *
11 * You should have received a copy of the GNU General Public License
12 * along with this program; if not, write to the Free Software
13 * Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
14 *
15 * Copyright IBM Corp. 2007
16 *
17 * Authors: Hollis Blanchard <hollisb@us.ibm.com>
18 */
19
20#ifndef __POWERPC_KVM_HOST_H__
21#define __POWERPC_KVM_HOST_H__
22
23#include <linux/mutex.h>
544c6761
AG
24#include <linux/hrtimer.h>
25#include <linux/interrupt.h>
bbf45ba5
HB
26#include <linux/types.h>
27#include <linux/kvm_types.h>
371fefd6
PM
28#include <linux/threads.h>
29#include <linux/spinlock.h>
96bc451a 30#include <linux/kvm_para.h>
aa04b4cc
PM
31#include <linux/list.h>
32#include <linux/atomic.h>
bbf45ba5 33#include <asm/kvm_asm.h>
371fefd6 34#include <asm/processor.h>
342d3db7 35#include <asm/page.h>
249ba1ee 36#include <asm/cacheflush.h>
699a0ea0 37#include <asm/hvcall.h>
bbf45ba5 38
371fefd6
PM
39#define KVM_MAX_VCPUS NR_CPUS
40#define KVM_MAX_VCORES NR_CPUS
696066f8 41#define KVM_USER_MEM_SLOTS 512
bbf45ba5 42
0b1b1dfd
GK
43#include <asm/cputhreads.h>
44#define KVM_MAX_VCPU_ID (threads_per_subcore * KVM_MAX_VCORES)
45
34a75b0f
PM
46#define __KVM_HAVE_ARCH_INTC_INITIALIZED
47
de56a948 48#ifdef CONFIG_KVM_MMIO
588968b6 49#define KVM_COALESCED_MMIO_PAGE_OFFSET 1
de56a948 50#endif
f4944613 51#define KVM_HALT_POLL_NS_DEFAULT 10000 /* 10 us */
588968b6 52
de9ba2f3
AG
53/* These values are internal and can be increased later */
54#define KVM_NR_IRQCHIPS 1
55#define KVM_IRQCHIP_NUM_PINS 256
56
2860c4b1
PB
57/* PPC-specific vcpu->requests bit members */
58#define KVM_REQ_WATCHDOG 8
59#define KVM_REQ_EPR_EXIT 9
60
342d3db7
PM
61#include <linux/mmu_notifier.h>
62
63#define KVM_ARCH_WANT_MMU_NOTIFIER
64
342d3db7 65extern int kvm_unmap_hva(struct kvm *kvm, unsigned long hva);
b3ae2096
TY
66extern int kvm_unmap_hva_range(struct kvm *kvm,
67 unsigned long start, unsigned long end);
57128468 68extern int kvm_age_hva(struct kvm *kvm, unsigned long start, unsigned long end);
342d3db7
PM
69extern int kvm_test_age_hva(struct kvm *kvm, unsigned long hva);
70extern void kvm_set_spte_hva(struct kvm *kvm, unsigned long hva, pte_t pte);
71
fe71557a
TC
72static inline void kvm_arch_mmu_notifier_invalidate_page(struct kvm *kvm,
73 unsigned long address)
74{
75}
76
fef093be
AG
77#define HPTEG_CACHE_NUM (1 << 15)
78#define HPTEG_HASH_BITS_PTE 13
2d27fc5e 79#define HPTEG_HASH_BITS_PTE_LONG 12
fef093be
AG
80#define HPTEG_HASH_BITS_VPTE 13
81#define HPTEG_HASH_BITS_VPTE_LONG 5
a4a0f252 82#define HPTEG_HASH_BITS_VPTE_64K 11
fef093be 83#define HPTEG_HASH_NUM_PTE (1 << HPTEG_HASH_BITS_PTE)
2d27fc5e 84#define HPTEG_HASH_NUM_PTE_LONG (1 << HPTEG_HASH_BITS_PTE_LONG)
fef093be
AG
85#define HPTEG_HASH_NUM_VPTE (1 << HPTEG_HASH_BITS_VPTE)
86#define HPTEG_HASH_NUM_VPTE_LONG (1 << HPTEG_HASH_BITS_VPTE_LONG)
a4a0f252 87#define HPTEG_HASH_NUM_VPTE_64K (1 << HPTEG_HASH_BITS_VPTE_64K)
ca95150b 88
28e83b4f
AG
89/* Physical Address Mask - allowed range of real mode RAM access */
90#define KVM_PAM 0x0fffffffffffffffULL
91
a8606e20
PM
92struct lppaca;
93struct slb_shadow;
2e25aa5f 94struct dtl_entry;
a8606e20 95
3ff95502
PM
96struct kvmppc_vcpu_book3s;
97struct kvmppc_book3s_shadow_vcpu;
98
bbf45ba5 99struct kvm_vm_stat {
8a7e75d4 100 ulong remote_tlb_flush;
bbf45ba5
HB
101};
102
103struct kvm_vcpu_stat {
8a7e75d4
SJS
104 u64 sum_exits;
105 u64 mmio_exits;
106 u64 signal_exits;
107 u64 light_exits;
bbf45ba5 108 /* Account for special types of light exits: */
8a7e75d4
SJS
109 u64 itlb_real_miss_exits;
110 u64 itlb_virt_miss_exits;
111 u64 dtlb_real_miss_exits;
112 u64 dtlb_virt_miss_exits;
113 u64 syscall_exits;
114 u64 isi_exits;
115 u64 dsi_exits;
116 u64 emulated_inst_exits;
117 u64 dec_exits;
118 u64 ext_intr_exits;
2a27f514
SJS
119 u64 halt_poll_success_ns;
120 u64 halt_poll_fail_ns;
121 u64 halt_wait_ns;
8a7e75d4
SJS
122 u64 halt_successful_poll;
123 u64 halt_attempted_poll;
2a27f514 124 u64 halt_successful_wait;
8a7e75d4
SJS
125 u64 halt_poll_invalid;
126 u64 halt_wakeup;
127 u64 dbell_exits;
128 u64 gdbell_exits;
129 u64 ld;
130 u64 st;
00c3a37c 131#ifdef CONFIG_PPC_BOOK3S
8a7e75d4
SJS
132 u64 pf_storage;
133 u64 pf_instruc;
134 u64 sp_storage;
135 u64 sp_instruc;
136 u64 queue_intr;
137 u64 ld_slow;
138 u64 st_slow;
ca95150b 139#endif
65e7026a
SW
140 u64 pthru_all;
141 u64 pthru_host;
142 u64 pthru_bad_aff;
bbf45ba5
HB
143};
144
73e75b41
HB
145enum kvm_exit_types {
146 MMIO_EXITS,
73e75b41
HB
147 SIGNAL_EXITS,
148 ITLB_REAL_MISS_EXITS,
149 ITLB_VIRT_MISS_EXITS,
150 DTLB_REAL_MISS_EXITS,
151 DTLB_VIRT_MISS_EXITS,
152 SYSCALL_EXITS,
153 ISI_EXITS,
154 DSI_EXITS,
155 EMULATED_INST_EXITS,
156 EMULATED_MTMSRWE_EXITS,
157 EMULATED_WRTEE_EXITS,
158 EMULATED_MTSPR_EXITS,
159 EMULATED_MFSPR_EXITS,
160 EMULATED_MTMSR_EXITS,
161 EMULATED_MFMSR_EXITS,
162 EMULATED_TLBSX_EXITS,
163 EMULATED_TLBWE_EXITS,
164 EMULATED_RFI_EXITS,
d30f6e48 165 EMULATED_RFCI_EXITS,
c8ca97ca 166 EMULATED_RFDI_EXITS,
73e75b41
HB
167 DEC_EXITS,
168 EXT_INTR_EXITS,
169 HALT_WAKEUP,
170 USR_PR_INST,
171 FP_UNAVAIL,
172 DEBUG_EXITS,
173 TIMEINGUEST,
d30f6e48
SW
174 DBELL_EXITS,
175 GDBELL_EXITS,
73e75b41
HB
176 __NUMBER_OF_KVM_EXIT_TYPES
177};
178
73e75b41 179/* allow access to big endian 32bit upper/lower parts and 64bit var */
7b701591 180struct kvmppc_exit_timing {
73e75b41
HB
181 union {
182 u64 tv64;
183 struct {
184 u32 tbu, tbl;
185 } tv32;
186 };
187};
73e75b41 188
de56a948
PM
189struct kvmppc_pginfo {
190 unsigned long pfn;
191 atomic_t refcnt;
192};
193
54738c09
DG
194struct kvmppc_spapr_tce_table {
195 struct list_head list;
196 struct kvm *kvm;
197 u64 liobn;
366baf28 198 struct rcu_head rcu;
fe26e527 199 u32 page_shift;
14f853f1 200 u64 offset; /* in pages */
fe26e527 201 u64 size; /* window size in pages */
54738c09
DG
202 struct page *pages[0];
203};
204
bc5ad3f3
BH
205/* XICS components, defined in book3s_xics.c */
206struct kvmppc_xics;
207struct kvmppc_icp;
208
8daaafc8
SW
209struct kvmppc_passthru_irqmap;
210
8936dda4
PM
211/*
212 * The reverse mapping array has one entry for each HPTE,
213 * which stores the guest's view of the second word of the HPTE
06ce2c63
PM
214 * (including the guest physical address of the mapping),
215 * plus forward and backward pointers in a doubly-linked ring
216 * of HPTEs that map the same host page. The pointers in this
217 * ring are 32-bit HPTE indexes, to save space.
8936dda4
PM
218 */
219struct revmap_entry {
220 unsigned long guest_rpte;
06ce2c63 221 unsigned int forw, back;
8936dda4
PM
222};
223
06ce2c63 224/*
a66b48c3 225 * We use the top bit of each memslot->arch.rmap entry as a lock bit,
06ce2c63
PM
226 * and bit 32 as a present flag. The bottom 32 bits are the
227 * index in the guest HPT of a HPTE that points to the page.
228 */
229#define KVMPPC_RMAP_LOCK_BIT 63
bad3b507 230#define KVMPPC_RMAP_RC_SHIFT 32
08fe1e7b 231#define KVMPPC_RMAP_CHG_SHIFT 48
bad3b507
PM
232#define KVMPPC_RMAP_REFERENCED (HPTE_R_R << KVMPPC_RMAP_RC_SHIFT)
233#define KVMPPC_RMAP_CHANGED (HPTE_R_C << KVMPPC_RMAP_RC_SHIFT)
08fe1e7b 234#define KVMPPC_RMAP_CHG_ORDER (0x3ful << KVMPPC_RMAP_CHG_SHIFT)
06ce2c63
PM
235#define KVMPPC_RMAP_PRESENT 0x100000000ul
236#define KVMPPC_RMAP_INDEX 0xfffffffful
237
db3fe4eb 238struct kvm_arch_memory_slot {
9975f5e3 239#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
d89cc617 240 unsigned long *rmap;
9975f5e3 241#endif /* CONFIG_KVM_BOOK3S_HV_POSSIBLE */
db3fe4eb
TY
242};
243
3f9d4f5a
DG
244struct kvm_hpt_info {
245 /* Host virtual (linear mapping) address of guest HPT */
246 unsigned long virt;
247 /* Array of reverse mapping entries for each guest HPTE */
248 struct revmap_entry *rev;
3f9d4f5a
DG
249 /* Guest HPT size is 2**(order) bytes */
250 u32 order;
251 /* 1 if HPT allocated with CMA, 0 otherwise */
252 int cma;
253};
254
5e985969
DG
255struct kvm_resize_hpt;
256
bbf45ba5 257struct kvm_arch {
d30f6e48 258 unsigned int lpid;
9975f5e3 259#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
7c5b06ca 260 unsigned int tlb_sets;
3f9d4f5a 261 struct kvm_hpt_info hpt;
a56ee9f8 262 atomic64_t mmio_update;
de56a948
PM
263 unsigned int host_lpid;
264 unsigned long host_lpcr;
265 unsigned long sdr1;
266 unsigned long host_sdr1;
267 int tlbie_lock;
aa04b4cc 268 unsigned long lpcr;
697d3899 269 unsigned long vrma_slb_v;
31037eca 270 int hpte_setup_done;
32fad281 271 atomic_t vcpus_running;
1b400ba0 272 u32 online_vcores;
44e5f6be 273 atomic_t hpte_mod_interest;
1b400ba0 274 cpumask_t need_tlb_flush;
a29ebeaf 275 cpumask_t cpu_in_guest;
9e04ba69
PM
276 u8 radix;
277 pgd_t *pgtable;
468808bd 278 u64 process_table;
e23a808b
PM
279 struct dentry *debugfs_dir;
280 struct dentry *htab_dentry;
5e985969 281 struct kvm_resize_hpt *resize_hpt; /* protected by kvm->lock */
9975f5e3 282#endif /* CONFIG_KVM_BOOK3S_HV_POSSIBLE */
7aa79938 283#ifdef CONFIG_KVM_BOOK3S_PR_POSSIBLE
9308ab8e
PM
284 struct mutex hpt_mutex;
285#endif
f31e65e1
BH
286#ifdef CONFIG_PPC_BOOK3S_64
287 struct list_head spapr_tce_tables;
8e591cb7 288 struct list_head rtas_tokens;
699a0ea0 289 DECLARE_BITMAP(enabled_hcalls, MAX_HCALL_OPCODE/4 + 1);
f31e65e1 290#endif
de9ba2f3
AG
291#ifdef CONFIG_KVM_MPIC
292 struct openpic *mpic;
293#endif
bc5ad3f3
BH
294#ifdef CONFIG_KVM_XICS
295 struct kvmppc_xics *xics;
8daaafc8 296 struct kvmppc_passthru_irqmap *pimap;
bc5ad3f3 297#endif
cbbc58d4 298 struct kvmppc_ops *kvm_ops;
1287cb3f
AG
299#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
300 /* This array can grow quite large, keep it at the end */
301 struct kvmppc_vcore *vcores[KVM_MAX_VCORES];
302#endif
bbf45ba5
HB
303};
304
7d6c40da
PM
305#define VCORE_ENTRY_MAP(vc) ((vc)->entry_exit_map & 0xff)
306#define VCORE_EXIT_MAP(vc) ((vc)->entry_exit_map >> 8)
307#define VCORE_IS_EXITING(vc) (VCORE_EXIT_MAP(vc) != 0)
371fefd6 308
b4deba5c
PM
309/* This bit is used when a vcore exit is triggered from outside the vcore */
310#define VCORE_EXIT_REQ 0x10000
311
ec257165
PM
312/*
313 * Values for vcore_state.
314 * Note that these are arranged such that lower values
315 * (< VCORE_SLEEPING) don't require stolen time accounting
316 * on load/unload, and higher values do.
317 */
19ccb76a 318#define VCORE_INACTIVE 0
ec257165
PM
319#define VCORE_PREEMPT 1
320#define VCORE_PIGGYBACK 2
321#define VCORE_SLEEPING 3
322#define VCORE_RUNNING 4
323#define VCORE_EXITING 5
0cda69dd 324#define VCORE_POLLING 6
19ccb76a 325
2e25aa5f
PM
326/*
327 * Struct used to manage memory for a virtual processor area
328 * registered by a PAPR guest. There are three types of area
329 * that a guest can register.
330 */
331struct kvmppc_vpa {
c35635ef 332 unsigned long gpa; /* Current guest phys addr */
2e25aa5f
PM
333 void *pinned_addr; /* Address in kernel linear mapping */
334 void *pinned_end; /* End of region */
335 unsigned long next_gpa; /* Guest phys addr for update */
336 unsigned long len; /* Number of bytes required */
337 u8 update_pending; /* 1 => update pinned_addr from next_gpa */
c35635ef 338 bool dirty; /* true => area has been modified by kernel */
2e25aa5f
PM
339};
340
ca95150b 341struct kvmppc_pte {
af7b4d10 342 ulong eaddr;
ca95150b 343 u64 vpage;
af7b4d10 344 ulong raddr;
3ed9c6d2
AG
345 bool may_read : 1;
346 bool may_write : 1;
347 bool may_execute : 1;
a4a0f252 348 u8 page_size; /* MMU_PAGE_xxx */
ca95150b
AG
349};
350
351struct kvmppc_mmu {
352 /* book3s_64 only */
353 void (*slbmte)(struct kvm_vcpu *vcpu, u64 rb, u64 rs);
354 u64 (*slbmfee)(struct kvm_vcpu *vcpu, u64 slb_nr);
355 u64 (*slbmfev)(struct kvm_vcpu *vcpu, u64 slb_nr);
356 void (*slbie)(struct kvm_vcpu *vcpu, u64 slb_nr);
357 void (*slbia)(struct kvm_vcpu *vcpu);
358 /* book3s */
359 void (*mtsrin)(struct kvm_vcpu *vcpu, u32 srnum, ulong value);
360 u32 (*mfsrin)(struct kvm_vcpu *vcpu, u32 srnum);
93b159b4
PM
361 int (*xlate)(struct kvm_vcpu *vcpu, gva_t eaddr,
362 struct kvmppc_pte *pte, bool data, bool iswrite);
ca95150b
AG
363 void (*reset_msr)(struct kvm_vcpu *vcpu);
364 void (*tlbie)(struct kvm_vcpu *vcpu, ulong addr, bool large);
af7b4d10 365 int (*esid_to_vsid)(struct kvm_vcpu *vcpu, ulong esid, u64 *vsid);
ca95150b
AG
366 u64 (*ea_to_vp)(struct kvm_vcpu *vcpu, gva_t eaddr, bool data);
367 bool (*is_dcbz32)(struct kvm_vcpu *vcpu);
368};
369
c4befc58
PM
370struct kvmppc_slb {
371 u64 esid;
372 u64 vsid;
373 u64 orige;
374 u64 origv;
375 bool valid : 1;
376 bool Ks : 1;
377 bool Kp : 1;
378 bool nx : 1;
379 bool large : 1; /* PTEs are 16MB */
380 bool tb : 1; /* 1TB segment */
381 bool class : 1;
a4a0f252 382 u8 base_page_size; /* MMU_PAGE_xxx */
ca95150b
AG
383};
384
b6c295df
PM
385/* Struct used to accumulate timing information in HV real mode code */
386struct kvmhv_tb_accumulator {
387 u64 seqcount; /* used to synchronize access, also count * 2 */
388 u64 tb_total; /* total time in timebase ticks */
389 u64 tb_min; /* min time */
390 u64 tb_max; /* max time */
391};
392
8daaafc8
SW
393#ifdef CONFIG_PPC_BOOK3S_64
394struct kvmppc_irq_map {
395 u32 r_hwirq;
396 u32 v_hwirq;
397 struct irq_desc *desc;
398};
399
400#define KVMPPC_PIRQ_MAPPED 1024
401struct kvmppc_passthru_irqmap {
402 int n_mapped;
403 struct kvmppc_irq_map mapped[KVMPPC_PIRQ_MAPPED];
404};
405#endif
406
6df8d3fc
BB
407# ifdef CONFIG_PPC_FSL_BOOK3E
408#define KVMPPC_BOOKE_IAC_NUM 2
409#define KVMPPC_BOOKE_DAC_NUM 2
410# else
411#define KVMPPC_BOOKE_IAC_NUM 4
412#define KVMPPC_BOOKE_DAC_NUM 2
413# endif
414#define KVMPPC_BOOKE_MAX_IAC 4
415#define KVMPPC_BOOKE_MAX_DAC 2
416
5df554ad
SW
417/* KVMPPC_EPR_USER takes precedence over KVMPPC_EPR_KERNEL */
418#define KVMPPC_EPR_NONE 0 /* EPR not supported */
419#define KVMPPC_EPR_USER 1 /* exit to userspace to fill EPR */
420#define KVMPPC_EPR_KERNEL 2 /* in-kernel irqchip */
421
eb1e4f43
SW
422#define KVMPPC_IRQ_DEFAULT 0
423#define KVMPPC_IRQ_MPIC 1
bc5ad3f3 424#define KVMPPC_IRQ_XICS 2
eb1e4f43 425
a56ee9f8
YX
426#define MMIO_HPTE_CACHE_SIZE 4
427
428struct mmio_hpte_cache_entry {
429 unsigned long hpte_v;
430 unsigned long hpte_r;
431 unsigned long rpte;
432 unsigned long pte_index;
433 unsigned long eaddr;
434 unsigned long slb_v;
435 long mmio_update;
436 unsigned int slb_base_pshift;
437};
438
439struct mmio_hpte_cache {
440 struct mmio_hpte_cache_entry entry[MMIO_HPTE_CACHE_SIZE];
441 unsigned int index;
442};
443
eb1e4f43
SW
444struct openpic;
445
bbf45ba5 446struct kvm_vcpu_arch {
ca95150b 447 ulong host_stack;
bbf45ba5 448 u32 host_pid;
00c3a37c 449#ifdef CONFIG_PPC_BOOK3S
c4befc58 450 struct kvmppc_slb slb[64];
de56a948 451 int slb_max; /* 1 + index of last valid entry in slb[] */
c4befc58 452 int slb_nr; /* total number of entries in SLB */
ca95150b 453 struct kvmppc_mmu mmu;
3ff95502
PM
454 struct kvmppc_vcpu_book3s *book3s;
455#endif
456#ifdef CONFIG_PPC_BOOK3S_32
457 struct kvmppc_book3s_shadow_vcpu *shadow_vcpu;
ca95150b 458#endif
bbf45ba5 459
5cf8ca22 460 ulong gpr[32];
bbf45ba5 461
efff1912 462 struct thread_fp_state fp;
180a34d2 463
4cd35f67
SW
464#ifdef CONFIG_SPE
465 ulong evr[32];
466 ulong spefscr;
467 ulong host_spefscr;
468 u64 acc;
469#endif
180a34d2 470#ifdef CONFIG_ALTIVEC
efff1912 471 struct thread_vr_state vr;
180a34d2
AG
472#endif
473
d30f6e48
SW
474#ifdef CONFIG_KVM_BOOKE_HV
475 u32 host_mas4;
476 u32 host_mas6;
477 u32 shadow_epcr;
d30f6e48
SW
478 u32 shadow_msrp;
479 u32 eplc;
480 u32 epsc;
481 u32 oldpir;
482#endif
483
62b4db00
AG
484#if defined(CONFIG_BOOKE)
485#if defined(CONFIG_KVM_BOOKE_HV) || defined(CONFIG_64BIT)
486 u32 epcr;
487#endif
488#endif
489
5aa9e2f4
AG
490#ifdef CONFIG_PPC_BOOK3S
491 /* For Gekko paired singles */
492 u32 qpr[32];
493#endif
494
5cf8ca22 495 ulong pc;
5cf8ca22
HB
496 ulong ctr;
497 ulong lr;
e14e7a1e 498#ifdef CONFIG_PPC_BOOK3S
b005255e 499 ulong tar;
e14e7a1e 500#endif
7e57cba0 501
5cf8ca22 502 ulong xer;
7e57cba0 503 u32 cr;
bbf45ba5 504
00c3a37c 505#ifdef CONFIG_PPC_BOOK3S
ca95150b 506 ulong hflags;
180a34d2 507 ulong guest_owned_ext;
de56a948
PM
508 ulong purr;
509 ulong spurr;
b005255e 510 ulong ic;
de56a948
PM
511 ulong dscr;
512 ulong amr;
513 ulong uamor;
b005255e 514 ulong iamr;
de56a948 515 u32 ctrl;
8563bf52 516 u32 dabrx;
de56a948 517 ulong dabr;
b005255e
MN
518 ulong dawr;
519 ulong dawrx;
520 ulong ciabr;
0acb9111 521 ulong cfar;
4b8473c9 522 ulong ppr;
f35f3a48 523 u32 pspb;
b005255e 524 ulong fscr;
616dff86 525 ulong shadow_fscr;
b005255e
MN
526 ulong ebbhr;
527 ulong ebbrr;
528 ulong bescr;
529 ulong csigr;
530 ulong tacr;
531 ulong tcscr;
532 ulong acop;
533 ulong wort;
e9cf1e08
PM
534 ulong tid;
535 ulong psscr;
a2d56020 536 ulong shadow_srr1;
ca95150b 537#endif
eab17672 538 u32 vrsave; /* also USPRG0 */
bbf45ba5 539 u32 mmucr;
5fd8505e 540 /* shadow_msr is unused for BookE HV */
ecee273f 541 ulong shadow_msr;
5cf8ca22
HB
542 ulong csrr0;
543 ulong csrr1;
544 ulong dsrr0;
545 ulong dsrr1;
5ce941ee
SW
546 ulong mcsrr0;
547 ulong mcsrr1;
548 ulong mcsr;
bbf45ba5 549 u32 dec;
21bd000a 550#ifdef CONFIG_BOOKE
bbf45ba5 551 u32 decar;
21bd000a 552#endif
3cd60e31
AK
553 /* Time base value when we entered the guest */
554 u64 entry_tb;
8f42ab27 555 u64 entry_vtb;
06da28e7 556 u64 entry_ic;
bbf45ba5 557 u32 tcr;
dfd4d47e 558 ulong tsr; /* we need to perform set/clr_bits() which requires ulong */
bb3a8a17 559 u32 ivor[64];
5cf8ca22 560 ulong ivpr;
ca95150b 561 u32 pvr;
49dd2c49
HB
562
563 u32 shadow_pid;
dd9ebf1f 564 u32 shadow_pid1;
bbf45ba5 565 u32 pid;
49dd2c49
HB
566 u32 swap_pid;
567
bbf45ba5
HB
568 u32 ccr0;
569 u32 ccr1;
f7b200af 570 u32 dbsr;
bbf45ba5 571
b005255e 572 u64 mmcr[5];
9e368f29 573 u32 pmc[8];
b005255e 574 u32 spmc[2];
14941789
PM
575 u64 siar;
576 u64 sdar;
b005255e 577 u64 sier;
7b490411
MN
578#ifdef CONFIG_PPC_TRANSACTIONAL_MEM
579 u64 tfhar;
580 u64 texasr;
581 u64 tfiar;
582
583 u32 cr_tm;
0d808df0 584 u64 xer_tm;
7b490411
MN
585 u64 lr_tm;
586 u64 ctr_tm;
587 u64 amr_tm;
588 u64 ppr_tm;
589 u64 dscr_tm;
590 u64 tar_tm;
591
592 ulong gpr_tm[32];
593
594 struct thread_fp_state fp_tm;
595
596 struct thread_vr_state vr_tm;
597 u32 vrsave_tm; /* also USPRG0 */
598
599#endif
de56a948 600
73e75b41 601#ifdef CONFIG_KVM_EXIT_TIMING
09000adb 602 struct mutex exit_timing_lock;
7b701591
HB
603 struct kvmppc_exit_timing timing_exit;
604 struct kvmppc_exit_timing timing_last_enter;
73e75b41
HB
605 u32 last_exit_type;
606 u32 timing_count_type[__NUMBER_OF_KVM_EXIT_TYPES];
607 u64 timing_sum_duration[__NUMBER_OF_KVM_EXIT_TYPES];
608 u64 timing_sum_quad_duration[__NUMBER_OF_KVM_EXIT_TYPES];
609 u64 timing_min_duration[__NUMBER_OF_KVM_EXIT_TYPES];
610 u64 timing_max_duration[__NUMBER_OF_KVM_EXIT_TYPES];
611 u64 timing_last_exit;
612 struct dentry *debugfs_exit_timing;
613#endif
614
de56a948
PM
615#ifdef CONFIG_PPC_BOOK3S
616 ulong fault_dar;
617 u32 fault_dsisr;
e5ee5422 618 unsigned long intr_msr;
f4c51f84 619 ulong fault_gpa; /* guest real address of page fault (POWER9) */
de56a948
PM
620#endif
621
0604675f 622#ifdef CONFIG_BOOKE
5cf8ca22
HB
623 ulong fault_dear;
624 ulong fault_esr;
daf5e271
LY
625 ulong queued_dear;
626 ulong queued_esr;
f61c94bb
BB
627 spinlock_t wdt_lock;
628 struct timer_list wdt_timer;
8fdd21a2 629 u32 tlbcfg[4];
307d9008 630 u32 tlbps[4];
8fdd21a2 631 u32 mmucfg;
9a6061d7 632 u32 eptcfg;
d30f6e48 633 u32 epr;
99e99d19 634 u64 sprg9;
debf27d6 635 u32 pwrmgtcr0;
15b708be 636 u32 crit_save;
ce11e48b 637 /* guest debug registers*/
547465ef 638 struct debug_reg dbg_reg;
0604675f 639#endif
bbf45ba5 640 gpa_t paddr_accessed;
6020c0f6 641 gva_t vaddr_accessed;
08c9a188 642 pgd_t *pgdir;
bbf45ba5
HB
643
644 u8 io_gpr; /* GPR used as IO source/target */
d078eed3 645 u8 mmio_host_swabbed;
3587d534 646 u8 mmio_sign_extend;
ad0a048b
AG
647 u8 osi_needed;
648 u8 osi_enabled;
9432ba60 649 u8 papr_enabled;
f61c94bb 650 u8 watchdog_enabled;
af8f38b3
AG
651 u8 sane;
652 u8 cpu_type;
de56a948 653 u8 hcall_needed;
5df554ad 654 u8 epr_flags; /* KVMPPC_EPR_xxx */
1c810636 655 u8 epr_needed;
bbf45ba5
HB
656
657 u32 cpr0_cfgaddr; /* holds the last set cpr0_cfgaddr */
658
544c6761 659 struct hrtimer dec_timer;
ca95150b 660 u64 dec_jiffies;
de56a948 661 u64 dec_expires;
bbf45ba5 662 unsigned long pending_exceptions;
a8606e20
PM
663 u8 ceded;
664 u8 prodded;
de56a948 665 u32 last_inst;
a8606e20 666
8577370f 667 struct swait_queue_head *wqp;
371fefd6
PM
668 struct kvmppc_vcore *vcore;
669 int ret;
de56a948 670 int trap;
371fefd6
PM
671 int state;
672 int ptid;
ec257165 673 int thread_cpu;
a29ebeaf 674 int prev_cpu;
19ccb76a 675 bool timer_running;
371fefd6
PM
676 wait_queue_head_t cpu_run;
677
96bc451a 678 struct kvm_vcpu_arch_shared *shared;
5deb8e7a
AG
679#if defined(CONFIG_PPC_BOOK3S_64) && defined(CONFIG_KVM_BOOK3S_PR_POSSIBLE)
680 bool shared_big_endian;
681#endif
beb03f14
AG
682 unsigned long magic_page_pa; /* phys addr to map the magic page to */
683 unsigned long magic_page_ea; /* effect. addr to map the magic page to */
f3383cf8 684 bool disable_kernel_nx;
de56a948 685
eb1e4f43
SW
686 int irq_type; /* one of KVM_IRQ_* */
687 int irq_cpu_id;
688 struct openpic *mpic; /* KVM_IRQ_MPIC */
bc5ad3f3
BH
689#ifdef CONFIG_KVM_XICS
690 struct kvmppc_icp *icp; /* XICS presentation controller */
691#endif
eb1e4f43 692
9975f5e3 693#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
de56a948 694 struct kvm_vcpu_arch_shared shregs;
371fefd6 695
a56ee9f8 696 struct mmio_hpte_cache mmio_cache;
697d3899
PM
697 unsigned long pgfault_addr;
698 long pgfault_index;
699 unsigned long pgfault_hpte[2];
a56ee9f8 700 struct mmio_hpte_cache_entry *pgfault_cache;
697d3899 701
371fefd6
PM
702 struct task_struct *run_task;
703 struct kvm_run *kvm_run;
2e25aa5f
PM
704
705 spinlock_t vpa_update_lock;
706 struct kvmppc_vpa vpa;
707 struct kvmppc_vpa dtl;
708 struct dtl_entry *dtl_ptr;
709 unsigned long dtl_index;
0456ec4f 710 u64 stolen_logged;
2e25aa5f 711 struct kvmppc_vpa slb_shadow;
c7b67670
PM
712
713 spinlock_t tbacct_lock;
714 u64 busy_stolen;
715 u64 busy_preempt;
4a157d61
PM
716
717 u32 emul_inst;
de56a948 718#endif
b6c295df
PM
719
720#ifdef CONFIG_KVM_BOOK3S_HV_EXIT_TIMING
721 struct kvmhv_tb_accumulator *cur_activity; /* What we're timing */
722 u64 cur_tb_start; /* when it started */
723 struct kvmhv_tb_accumulator rm_entry; /* real-mode entry code */
724 struct kvmhv_tb_accumulator rm_intr; /* real-mode intr handling */
725 struct kvmhv_tb_accumulator rm_exit; /* real-mode exit code */
726 struct kvmhv_tb_accumulator guest_time; /* guest execution */
727 struct kvmhv_tb_accumulator cede_time; /* time napping inside guest */
728
729 struct dentry *debugfs_dir;
730 struct dentry *debugfs_timings;
731#endif /* CONFIG_KVM_BOOK3S_HV_EXIT_TIMING */
bbf45ba5
HB
732};
733
efff1912
PM
734#define VCPU_FPR(vcpu, i) (vcpu)->arch.fp.fpr[i][TS_FPROFFSET]
735
19ccb76a 736/* Values for vcpu->arch.state */
8455d79e
PM
737#define KVMPPC_VCPU_NOTREADY 0
738#define KVMPPC_VCPU_RUNNABLE 1
c7b67670 739#define KVMPPC_VCPU_BUSY_IN_HOST 2
371fefd6 740
b3c5d3c2
AG
741/* Values for vcpu->arch.io_gpr */
742#define KVM_MMIO_REG_MASK 0x001f
743#define KVM_MMIO_REG_EXT_MASK 0xffe0
744#define KVM_MMIO_REG_GPR 0x0000
745#define KVM_MMIO_REG_FPR 0x0020
746#define KVM_MMIO_REG_QPR 0x0040
747#define KVM_MMIO_REG_FQPR 0x0060
748
2246f8b5 749#define __KVM_HAVE_ARCH_WQP
5df554ad 750#define __KVM_HAVE_CREATE_DEVICE
b6d33834 751
13a34e06 752static inline void kvm_arch_hardware_disable(void) {}
0865e636
RK
753static inline void kvm_arch_hardware_unsetup(void) {}
754static inline void kvm_arch_sync_events(struct kvm *kvm) {}
15f46015 755static inline void kvm_arch_memslots_updated(struct kvm *kvm, struct kvm_memslots *slots) {}
0865e636
RK
756static inline void kvm_arch_flush_shadow_all(struct kvm *kvm) {}
757static inline void kvm_arch_sched_in(struct kvm_vcpu *vcpu, int cpu) {}
758static inline void kvm_arch_exit(void) {}
3217f7c2
CD
759static inline void kvm_arch_vcpu_blocking(struct kvm_vcpu *vcpu) {}
760static inline void kvm_arch_vcpu_unblocking(struct kvm_vcpu *vcpu) {}
3491caf2 761static inline void kvm_arch_vcpu_block_finish(struct kvm_vcpu *vcpu) {}
0865e636 762
bbf45ba5 763#endif /* __POWERPC_KVM_HOST_H__ */