Merge tag 'drm-vc4-fixes-2016-09-14' of https://github.com/anholt/linux into drm...
[linux-2.6-block.git] / arch / powerpc / include / asm / kvm_host.h
CommitLineData
bbf45ba5
HB
1/*
2 * This program is free software; you can redistribute it and/or modify
3 * it under the terms of the GNU General Public License, version 2, as
4 * published by the Free Software Foundation.
5 *
6 * This program is distributed in the hope that it will be useful,
7 * but WITHOUT ANY WARRANTY; without even the implied warranty of
8 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
9 * GNU General Public License for more details.
10 *
11 * You should have received a copy of the GNU General Public License
12 * along with this program; if not, write to the Free Software
13 * Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
14 *
15 * Copyright IBM Corp. 2007
16 *
17 * Authors: Hollis Blanchard <hollisb@us.ibm.com>
18 */
19
20#ifndef __POWERPC_KVM_HOST_H__
21#define __POWERPC_KVM_HOST_H__
22
23#include <linux/mutex.h>
544c6761
AG
24#include <linux/hrtimer.h>
25#include <linux/interrupt.h>
bbf45ba5
HB
26#include <linux/types.h>
27#include <linux/kvm_types.h>
371fefd6
PM
28#include <linux/threads.h>
29#include <linux/spinlock.h>
96bc451a 30#include <linux/kvm_para.h>
aa04b4cc
PM
31#include <linux/list.h>
32#include <linux/atomic.h>
bbf45ba5 33#include <asm/kvm_asm.h>
371fefd6 34#include <asm/processor.h>
342d3db7 35#include <asm/page.h>
249ba1ee 36#include <asm/cacheflush.h>
699a0ea0 37#include <asm/hvcall.h>
bbf45ba5 38
371fefd6
PM
39#define KVM_MAX_VCPUS NR_CPUS
40#define KVM_MAX_VCORES NR_CPUS
696066f8 41#define KVM_USER_MEM_SLOTS 512
bbf45ba5 42
0b1b1dfd
GK
43#include <asm/cputhreads.h>
44#define KVM_MAX_VCPU_ID (threads_per_subcore * KVM_MAX_VCORES)
45
de56a948 46#ifdef CONFIG_KVM_MMIO
588968b6 47#define KVM_COALESCED_MMIO_PAGE_OFFSET 1
de56a948 48#endif
920552b2 49#define KVM_HALT_POLL_NS_DEFAULT 500000
588968b6 50
de9ba2f3
AG
51/* These values are internal and can be increased later */
52#define KVM_NR_IRQCHIPS 1
53#define KVM_IRQCHIP_NUM_PINS 256
54
2860c4b1
PB
55/* PPC-specific vcpu->requests bit members */
56#define KVM_REQ_WATCHDOG 8
57#define KVM_REQ_EPR_EXIT 9
58
342d3db7
PM
59#include <linux/mmu_notifier.h>
60
61#define KVM_ARCH_WANT_MMU_NOTIFIER
62
342d3db7 63extern int kvm_unmap_hva(struct kvm *kvm, unsigned long hva);
b3ae2096
TY
64extern int kvm_unmap_hva_range(struct kvm *kvm,
65 unsigned long start, unsigned long end);
57128468 66extern int kvm_age_hva(struct kvm *kvm, unsigned long start, unsigned long end);
342d3db7
PM
67extern int kvm_test_age_hva(struct kvm *kvm, unsigned long hva);
68extern void kvm_set_spte_hva(struct kvm *kvm, unsigned long hva, pte_t pte);
69
fe71557a
TC
70static inline void kvm_arch_mmu_notifier_invalidate_page(struct kvm *kvm,
71 unsigned long address)
72{
73}
74
fef093be
AG
75#define HPTEG_CACHE_NUM (1 << 15)
76#define HPTEG_HASH_BITS_PTE 13
2d27fc5e 77#define HPTEG_HASH_BITS_PTE_LONG 12
fef093be
AG
78#define HPTEG_HASH_BITS_VPTE 13
79#define HPTEG_HASH_BITS_VPTE_LONG 5
a4a0f252 80#define HPTEG_HASH_BITS_VPTE_64K 11
fef093be 81#define HPTEG_HASH_NUM_PTE (1 << HPTEG_HASH_BITS_PTE)
2d27fc5e 82#define HPTEG_HASH_NUM_PTE_LONG (1 << HPTEG_HASH_BITS_PTE_LONG)
fef093be
AG
83#define HPTEG_HASH_NUM_VPTE (1 << HPTEG_HASH_BITS_VPTE)
84#define HPTEG_HASH_NUM_VPTE_LONG (1 << HPTEG_HASH_BITS_VPTE_LONG)
a4a0f252 85#define HPTEG_HASH_NUM_VPTE_64K (1 << HPTEG_HASH_BITS_VPTE_64K)
ca95150b 86
28e83b4f
AG
87/* Physical Address Mask - allowed range of real mode RAM access */
88#define KVM_PAM 0x0fffffffffffffffULL
89
a8606e20
PM
90struct lppaca;
91struct slb_shadow;
2e25aa5f 92struct dtl_entry;
a8606e20 93
3ff95502
PM
94struct kvmppc_vcpu_book3s;
95struct kvmppc_book3s_shadow_vcpu;
96
bbf45ba5
HB
97struct kvm_vm_stat {
98 u32 remote_tlb_flush;
99};
100
101struct kvm_vcpu_stat {
102 u32 sum_exits;
103 u32 mmio_exits;
bbf45ba5
HB
104 u32 signal_exits;
105 u32 light_exits;
106 /* Account for special types of light exits: */
107 u32 itlb_real_miss_exits;
108 u32 itlb_virt_miss_exits;
109 u32 dtlb_real_miss_exits;
110 u32 dtlb_virt_miss_exits;
111 u32 syscall_exits;
112 u32 isi_exits;
113 u32 dsi_exits;
114 u32 emulated_inst_exits;
115 u32 dec_exits;
116 u32 ext_intr_exits;
f7819512 117 u32 halt_successful_poll;
62bea5bf 118 u32 halt_attempted_poll;
3491caf2 119 u32 halt_poll_invalid;
45c5eb67 120 u32 halt_wakeup;
d30f6e48
SW
121 u32 dbell_exits;
122 u32 gdbell_exits;
35c4a733
AG
123 u32 ld;
124 u32 st;
00c3a37c 125#ifdef CONFIG_PPC_BOOK3S
ca95150b
AG
126 u32 pf_storage;
127 u32 pf_instruc;
128 u32 sp_storage;
129 u32 sp_instruc;
130 u32 queue_intr;
ca95150b 131 u32 ld_slow;
ca95150b
AG
132 u32 st_slow;
133#endif
bbf45ba5
HB
134};
135
73e75b41
HB
136enum kvm_exit_types {
137 MMIO_EXITS,
73e75b41
HB
138 SIGNAL_EXITS,
139 ITLB_REAL_MISS_EXITS,
140 ITLB_VIRT_MISS_EXITS,
141 DTLB_REAL_MISS_EXITS,
142 DTLB_VIRT_MISS_EXITS,
143 SYSCALL_EXITS,
144 ISI_EXITS,
145 DSI_EXITS,
146 EMULATED_INST_EXITS,
147 EMULATED_MTMSRWE_EXITS,
148 EMULATED_WRTEE_EXITS,
149 EMULATED_MTSPR_EXITS,
150 EMULATED_MFSPR_EXITS,
151 EMULATED_MTMSR_EXITS,
152 EMULATED_MFMSR_EXITS,
153 EMULATED_TLBSX_EXITS,
154 EMULATED_TLBWE_EXITS,
155 EMULATED_RFI_EXITS,
d30f6e48 156 EMULATED_RFCI_EXITS,
c8ca97ca 157 EMULATED_RFDI_EXITS,
73e75b41
HB
158 DEC_EXITS,
159 EXT_INTR_EXITS,
160 HALT_WAKEUP,
161 USR_PR_INST,
162 FP_UNAVAIL,
163 DEBUG_EXITS,
164 TIMEINGUEST,
d30f6e48
SW
165 DBELL_EXITS,
166 GDBELL_EXITS,
73e75b41
HB
167 __NUMBER_OF_KVM_EXIT_TYPES
168};
169
73e75b41 170/* allow access to big endian 32bit upper/lower parts and 64bit var */
7b701591 171struct kvmppc_exit_timing {
73e75b41
HB
172 union {
173 u64 tv64;
174 struct {
175 u32 tbu, tbl;
176 } tv32;
177 };
178};
73e75b41 179
de56a948
PM
180struct kvmppc_pginfo {
181 unsigned long pfn;
182 atomic_t refcnt;
183};
184
54738c09
DG
185struct kvmppc_spapr_tce_table {
186 struct list_head list;
187 struct kvm *kvm;
188 u64 liobn;
366baf28 189 struct rcu_head rcu;
fe26e527 190 u32 page_shift;
14f853f1 191 u64 offset; /* in pages */
fe26e527 192 u64 size; /* window size in pages */
54738c09
DG
193 struct page *pages[0];
194};
195
bc5ad3f3
BH
196/* XICS components, defined in book3s_xics.c */
197struct kvmppc_xics;
198struct kvmppc_icp;
199
8936dda4
PM
200/*
201 * The reverse mapping array has one entry for each HPTE,
202 * which stores the guest's view of the second word of the HPTE
06ce2c63
PM
203 * (including the guest physical address of the mapping),
204 * plus forward and backward pointers in a doubly-linked ring
205 * of HPTEs that map the same host page. The pointers in this
206 * ring are 32-bit HPTE indexes, to save space.
8936dda4
PM
207 */
208struct revmap_entry {
209 unsigned long guest_rpte;
06ce2c63 210 unsigned int forw, back;
8936dda4
PM
211};
212
06ce2c63 213/*
a66b48c3 214 * We use the top bit of each memslot->arch.rmap entry as a lock bit,
06ce2c63
PM
215 * and bit 32 as a present flag. The bottom 32 bits are the
216 * index in the guest HPT of a HPTE that points to the page.
217 */
218#define KVMPPC_RMAP_LOCK_BIT 63
bad3b507 219#define KVMPPC_RMAP_RC_SHIFT 32
08fe1e7b 220#define KVMPPC_RMAP_CHG_SHIFT 48
bad3b507
PM
221#define KVMPPC_RMAP_REFERENCED (HPTE_R_R << KVMPPC_RMAP_RC_SHIFT)
222#define KVMPPC_RMAP_CHANGED (HPTE_R_C << KVMPPC_RMAP_RC_SHIFT)
08fe1e7b 223#define KVMPPC_RMAP_CHG_ORDER (0x3ful << KVMPPC_RMAP_CHG_SHIFT)
06ce2c63
PM
224#define KVMPPC_RMAP_PRESENT 0x100000000ul
225#define KVMPPC_RMAP_INDEX 0xfffffffful
226
db3fe4eb 227struct kvm_arch_memory_slot {
9975f5e3 228#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
d89cc617 229 unsigned long *rmap;
9975f5e3 230#endif /* CONFIG_KVM_BOOK3S_HV_POSSIBLE */
db3fe4eb
TY
231};
232
bbf45ba5 233struct kvm_arch {
d30f6e48 234 unsigned int lpid;
9975f5e3 235#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
de56a948 236 unsigned long hpt_virt;
8936dda4 237 struct revmap_entry *revmap;
de56a948
PM
238 unsigned int host_lpid;
239 unsigned long host_lpcr;
240 unsigned long sdr1;
241 unsigned long host_sdr1;
242 int tlbie_lock;
aa04b4cc 243 unsigned long lpcr;
697d3899 244 unsigned long vrma_slb_v;
31037eca 245 int hpte_setup_done;
32fad281
PM
246 u32 hpt_order;
247 atomic_t vcpus_running;
1b400ba0 248 u32 online_vcores;
32fad281
PM
249 unsigned long hpt_npte;
250 unsigned long hpt_mask;
44e5f6be 251 atomic_t hpte_mod_interest;
1b400ba0 252 cpumask_t need_tlb_flush;
fa61a4e3 253 int hpt_cma_alloc;
e23a808b
PM
254 struct dentry *debugfs_dir;
255 struct dentry *htab_dentry;
9975f5e3 256#endif /* CONFIG_KVM_BOOK3S_HV_POSSIBLE */
7aa79938 257#ifdef CONFIG_KVM_BOOK3S_PR_POSSIBLE
9308ab8e
PM
258 struct mutex hpt_mutex;
259#endif
f31e65e1
BH
260#ifdef CONFIG_PPC_BOOK3S_64
261 struct list_head spapr_tce_tables;
8e591cb7 262 struct list_head rtas_tokens;
699a0ea0 263 DECLARE_BITMAP(enabled_hcalls, MAX_HCALL_OPCODE/4 + 1);
f31e65e1 264#endif
de9ba2f3
AG
265#ifdef CONFIG_KVM_MPIC
266 struct openpic *mpic;
267#endif
bc5ad3f3
BH
268#ifdef CONFIG_KVM_XICS
269 struct kvmppc_xics *xics;
270#endif
cbbc58d4 271 struct kvmppc_ops *kvm_ops;
1287cb3f
AG
272#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
273 /* This array can grow quite large, keep it at the end */
274 struct kvmppc_vcore *vcores[KVM_MAX_VCORES];
275#endif
bbf45ba5
HB
276};
277
371fefd6
PM
278/*
279 * Struct for a virtual core.
7d6c40da
PM
280 * Note: entry_exit_map combines a bitmap of threads that have entered
281 * in the bottom 8 bits and a bitmap of threads that have exited in the
282 * next 8 bits. This is so that we can atomically set the entry bit
283 * iff the exit map is 0 without taking a lock.
371fefd6
PM
284 */
285struct kvmppc_vcore {
286 int n_runnable;
371fefd6 287 int num_threads;
7d6c40da 288 int entry_exit_map;
19ccb76a 289 int napping_threads;
e0b7ec05 290 int first_vcpuid;
371fefd6 291 u16 pcpu;
1b400ba0 292 u16 last_cpu;
19ccb76a 293 u8 vcore_state;
371fefd6 294 u8 in_guest;
ec257165 295 struct kvmppc_vcore *master_vcore;
371fefd6 296 struct list_head runnable_threads;
ec257165 297 struct list_head preempt_list;
371fefd6 298 spinlock_t lock;
8577370f 299 struct swait_queue_head wq;
2711e248 300 spinlock_t stoltb_lock; /* protects stolen_tb and preempt_tb */
0456ec4f
PM
301 u64 stolen_tb;
302 u64 preempt_tb;
303 struct kvm_vcpu *runner;
e0b7ec05 304 struct kvm *kvm;
93b0f4dc 305 u64 tb_offset; /* guest timebase - host timebase */
a0144e2a 306 ulong lpcr;
388cc6e1
PM
307 u32 arch_compat;
308 ulong pcr;
b005255e 309 ulong dpdes; /* doorbell state (POWER8) */
90fd09f8 310 ulong conferring_threads;
371fefd6
PM
311};
312
7d6c40da
PM
313#define VCORE_ENTRY_MAP(vc) ((vc)->entry_exit_map & 0xff)
314#define VCORE_EXIT_MAP(vc) ((vc)->entry_exit_map >> 8)
315#define VCORE_IS_EXITING(vc) (VCORE_EXIT_MAP(vc) != 0)
371fefd6 316
b4deba5c
PM
317/* This bit is used when a vcore exit is triggered from outside the vcore */
318#define VCORE_EXIT_REQ 0x10000
319
ec257165
PM
320/*
321 * Values for vcore_state.
322 * Note that these are arranged such that lower values
323 * (< VCORE_SLEEPING) don't require stolen time accounting
324 * on load/unload, and higher values do.
325 */
19ccb76a 326#define VCORE_INACTIVE 0
ec257165
PM
327#define VCORE_PREEMPT 1
328#define VCORE_PIGGYBACK 2
329#define VCORE_SLEEPING 3
330#define VCORE_RUNNING 4
331#define VCORE_EXITING 5
19ccb76a 332
2e25aa5f
PM
333/*
334 * Struct used to manage memory for a virtual processor area
335 * registered by a PAPR guest. There are three types of area
336 * that a guest can register.
337 */
338struct kvmppc_vpa {
c35635ef 339 unsigned long gpa; /* Current guest phys addr */
2e25aa5f
PM
340 void *pinned_addr; /* Address in kernel linear mapping */
341 void *pinned_end; /* End of region */
342 unsigned long next_gpa; /* Guest phys addr for update */
343 unsigned long len; /* Number of bytes required */
344 u8 update_pending; /* 1 => update pinned_addr from next_gpa */
c35635ef 345 bool dirty; /* true => area has been modified by kernel */
2e25aa5f
PM
346};
347
ca95150b 348struct kvmppc_pte {
af7b4d10 349 ulong eaddr;
ca95150b 350 u64 vpage;
af7b4d10 351 ulong raddr;
3ed9c6d2
AG
352 bool may_read : 1;
353 bool may_write : 1;
354 bool may_execute : 1;
a4a0f252 355 u8 page_size; /* MMU_PAGE_xxx */
ca95150b
AG
356};
357
358struct kvmppc_mmu {
359 /* book3s_64 only */
360 void (*slbmte)(struct kvm_vcpu *vcpu, u64 rb, u64 rs);
361 u64 (*slbmfee)(struct kvm_vcpu *vcpu, u64 slb_nr);
362 u64 (*slbmfev)(struct kvm_vcpu *vcpu, u64 slb_nr);
363 void (*slbie)(struct kvm_vcpu *vcpu, u64 slb_nr);
364 void (*slbia)(struct kvm_vcpu *vcpu);
365 /* book3s */
366 void (*mtsrin)(struct kvm_vcpu *vcpu, u32 srnum, ulong value);
367 u32 (*mfsrin)(struct kvm_vcpu *vcpu, u32 srnum);
93b159b4
PM
368 int (*xlate)(struct kvm_vcpu *vcpu, gva_t eaddr,
369 struct kvmppc_pte *pte, bool data, bool iswrite);
ca95150b
AG
370 void (*reset_msr)(struct kvm_vcpu *vcpu);
371 void (*tlbie)(struct kvm_vcpu *vcpu, ulong addr, bool large);
af7b4d10 372 int (*esid_to_vsid)(struct kvm_vcpu *vcpu, ulong esid, u64 *vsid);
ca95150b
AG
373 u64 (*ea_to_vp)(struct kvm_vcpu *vcpu, gva_t eaddr, bool data);
374 bool (*is_dcbz32)(struct kvm_vcpu *vcpu);
375};
376
c4befc58
PM
377struct kvmppc_slb {
378 u64 esid;
379 u64 vsid;
380 u64 orige;
381 u64 origv;
382 bool valid : 1;
383 bool Ks : 1;
384 bool Kp : 1;
385 bool nx : 1;
386 bool large : 1; /* PTEs are 16MB */
387 bool tb : 1; /* 1TB segment */
388 bool class : 1;
a4a0f252 389 u8 base_page_size; /* MMU_PAGE_xxx */
ca95150b
AG
390};
391
b6c295df
PM
392/* Struct used to accumulate timing information in HV real mode code */
393struct kvmhv_tb_accumulator {
394 u64 seqcount; /* used to synchronize access, also count * 2 */
395 u64 tb_total; /* total time in timebase ticks */
396 u64 tb_min; /* min time */
397 u64 tb_max; /* max time */
398};
399
6df8d3fc
BB
400# ifdef CONFIG_PPC_FSL_BOOK3E
401#define KVMPPC_BOOKE_IAC_NUM 2
402#define KVMPPC_BOOKE_DAC_NUM 2
403# else
404#define KVMPPC_BOOKE_IAC_NUM 4
405#define KVMPPC_BOOKE_DAC_NUM 2
406# endif
407#define KVMPPC_BOOKE_MAX_IAC 4
408#define KVMPPC_BOOKE_MAX_DAC 2
409
5df554ad
SW
410/* KVMPPC_EPR_USER takes precedence over KVMPPC_EPR_KERNEL */
411#define KVMPPC_EPR_NONE 0 /* EPR not supported */
412#define KVMPPC_EPR_USER 1 /* exit to userspace to fill EPR */
413#define KVMPPC_EPR_KERNEL 2 /* in-kernel irqchip */
414
eb1e4f43
SW
415#define KVMPPC_IRQ_DEFAULT 0
416#define KVMPPC_IRQ_MPIC 1
bc5ad3f3 417#define KVMPPC_IRQ_XICS 2
eb1e4f43
SW
418
419struct openpic;
420
bbf45ba5 421struct kvm_vcpu_arch {
ca95150b 422 ulong host_stack;
bbf45ba5 423 u32 host_pid;
00c3a37c 424#ifdef CONFIG_PPC_BOOK3S
c4befc58 425 struct kvmppc_slb slb[64];
de56a948 426 int slb_max; /* 1 + index of last valid entry in slb[] */
c4befc58 427 int slb_nr; /* total number of entries in SLB */
ca95150b 428 struct kvmppc_mmu mmu;
3ff95502
PM
429 struct kvmppc_vcpu_book3s *book3s;
430#endif
431#ifdef CONFIG_PPC_BOOK3S_32
432 struct kvmppc_book3s_shadow_vcpu *shadow_vcpu;
ca95150b 433#endif
bbf45ba5 434
5cf8ca22 435 ulong gpr[32];
bbf45ba5 436
efff1912 437 struct thread_fp_state fp;
180a34d2 438
4cd35f67
SW
439#ifdef CONFIG_SPE
440 ulong evr[32];
441 ulong spefscr;
442 ulong host_spefscr;
443 u64 acc;
444#endif
180a34d2 445#ifdef CONFIG_ALTIVEC
efff1912 446 struct thread_vr_state vr;
180a34d2
AG
447#endif
448
d30f6e48
SW
449#ifdef CONFIG_KVM_BOOKE_HV
450 u32 host_mas4;
451 u32 host_mas6;
452 u32 shadow_epcr;
d30f6e48
SW
453 u32 shadow_msrp;
454 u32 eplc;
455 u32 epsc;
456 u32 oldpir;
457#endif
458
62b4db00
AG
459#if defined(CONFIG_BOOKE)
460#if defined(CONFIG_KVM_BOOKE_HV) || defined(CONFIG_64BIT)
461 u32 epcr;
462#endif
463#endif
464
5aa9e2f4
AG
465#ifdef CONFIG_PPC_BOOK3S
466 /* For Gekko paired singles */
467 u32 qpr[32];
468#endif
469
5cf8ca22 470 ulong pc;
5cf8ca22
HB
471 ulong ctr;
472 ulong lr;
e14e7a1e 473#ifdef CONFIG_PPC_BOOK3S
b005255e 474 ulong tar;
e14e7a1e 475#endif
7e57cba0 476
5cf8ca22 477 ulong xer;
7e57cba0 478 u32 cr;
bbf45ba5 479
00c3a37c 480#ifdef CONFIG_PPC_BOOK3S
ca95150b 481 ulong hflags;
180a34d2 482 ulong guest_owned_ext;
de56a948
PM
483 ulong purr;
484 ulong spurr;
b005255e
MN
485 ulong ic;
486 ulong vtb;
de56a948
PM
487 ulong dscr;
488 ulong amr;
489 ulong uamor;
b005255e 490 ulong iamr;
de56a948 491 u32 ctrl;
8563bf52 492 u32 dabrx;
de56a948 493 ulong dabr;
b005255e
MN
494 ulong dawr;
495 ulong dawrx;
496 ulong ciabr;
0acb9111 497 ulong cfar;
4b8473c9 498 ulong ppr;
f35f3a48 499 u32 pspb;
b005255e 500 ulong fscr;
616dff86 501 ulong shadow_fscr;
b005255e
MN
502 ulong ebbhr;
503 ulong ebbrr;
504 ulong bescr;
505 ulong csigr;
506 ulong tacr;
507 ulong tcscr;
508 ulong acop;
509 ulong wort;
a2d56020 510 ulong shadow_srr1;
ca95150b 511#endif
eab17672 512 u32 vrsave; /* also USPRG0 */
bbf45ba5 513 u32 mmucr;
5fd8505e 514 /* shadow_msr is unused for BookE HV */
ecee273f 515 ulong shadow_msr;
5cf8ca22
HB
516 ulong csrr0;
517 ulong csrr1;
518 ulong dsrr0;
519 ulong dsrr1;
5ce941ee
SW
520 ulong mcsrr0;
521 ulong mcsrr1;
522 ulong mcsr;
bbf45ba5 523 u32 dec;
21bd000a 524#ifdef CONFIG_BOOKE
bbf45ba5 525 u32 decar;
21bd000a 526#endif
3cd60e31
AK
527 /* Time base value when we entered the guest */
528 u64 entry_tb;
8f42ab27 529 u64 entry_vtb;
06da28e7 530 u64 entry_ic;
bbf45ba5 531 u32 tcr;
dfd4d47e 532 ulong tsr; /* we need to perform set/clr_bits() which requires ulong */
bb3a8a17 533 u32 ivor[64];
5cf8ca22 534 ulong ivpr;
ca95150b 535 u32 pvr;
49dd2c49
HB
536
537 u32 shadow_pid;
dd9ebf1f 538 u32 shadow_pid1;
bbf45ba5 539 u32 pid;
49dd2c49
HB
540 u32 swap_pid;
541
bbf45ba5
HB
542 u32 ccr0;
543 u32 ccr1;
f7b200af 544 u32 dbsr;
bbf45ba5 545
b005255e 546 u64 mmcr[5];
9e368f29 547 u32 pmc[8];
b005255e 548 u32 spmc[2];
14941789
PM
549 u64 siar;
550 u64 sdar;
b005255e 551 u64 sier;
7b490411
MN
552#ifdef CONFIG_PPC_TRANSACTIONAL_MEM
553 u64 tfhar;
554 u64 texasr;
555 u64 tfiar;
556
557 u32 cr_tm;
558 u64 lr_tm;
559 u64 ctr_tm;
560 u64 amr_tm;
561 u64 ppr_tm;
562 u64 dscr_tm;
563 u64 tar_tm;
564
565 ulong gpr_tm[32];
566
567 struct thread_fp_state fp_tm;
568
569 struct thread_vr_state vr_tm;
570 u32 vrsave_tm; /* also USPRG0 */
571
572#endif
de56a948 573
73e75b41 574#ifdef CONFIG_KVM_EXIT_TIMING
09000adb 575 struct mutex exit_timing_lock;
7b701591
HB
576 struct kvmppc_exit_timing timing_exit;
577 struct kvmppc_exit_timing timing_last_enter;
73e75b41
HB
578 u32 last_exit_type;
579 u32 timing_count_type[__NUMBER_OF_KVM_EXIT_TYPES];
580 u64 timing_sum_duration[__NUMBER_OF_KVM_EXIT_TYPES];
581 u64 timing_sum_quad_duration[__NUMBER_OF_KVM_EXIT_TYPES];
582 u64 timing_min_duration[__NUMBER_OF_KVM_EXIT_TYPES];
583 u64 timing_max_duration[__NUMBER_OF_KVM_EXIT_TYPES];
584 u64 timing_last_exit;
585 struct dentry *debugfs_exit_timing;
586#endif
587
de56a948
PM
588#ifdef CONFIG_PPC_BOOK3S
589 ulong fault_dar;
590 u32 fault_dsisr;
e5ee5422 591 unsigned long intr_msr;
de56a948
PM
592#endif
593
0604675f 594#ifdef CONFIG_BOOKE
5cf8ca22
HB
595 ulong fault_dear;
596 ulong fault_esr;
daf5e271
LY
597 ulong queued_dear;
598 ulong queued_esr;
f61c94bb
BB
599 spinlock_t wdt_lock;
600 struct timer_list wdt_timer;
8fdd21a2 601 u32 tlbcfg[4];
307d9008 602 u32 tlbps[4];
8fdd21a2 603 u32 mmucfg;
9a6061d7 604 u32 eptcfg;
d30f6e48 605 u32 epr;
99e99d19 606 u64 sprg9;
debf27d6 607 u32 pwrmgtcr0;
15b708be 608 u32 crit_save;
ce11e48b 609 /* guest debug registers*/
547465ef 610 struct debug_reg dbg_reg;
0604675f 611#endif
bbf45ba5 612 gpa_t paddr_accessed;
6020c0f6 613 gva_t vaddr_accessed;
08c9a188 614 pgd_t *pgdir;
bbf45ba5
HB
615
616 u8 io_gpr; /* GPR used as IO source/target */
d078eed3 617 u8 mmio_host_swabbed;
3587d534 618 u8 mmio_sign_extend;
ad0a048b
AG
619 u8 osi_needed;
620 u8 osi_enabled;
9432ba60 621 u8 papr_enabled;
f61c94bb 622 u8 watchdog_enabled;
af8f38b3
AG
623 u8 sane;
624 u8 cpu_type;
de56a948 625 u8 hcall_needed;
5df554ad 626 u8 epr_flags; /* KVMPPC_EPR_xxx */
1c810636 627 u8 epr_needed;
bbf45ba5
HB
628
629 u32 cpr0_cfgaddr; /* holds the last set cpr0_cfgaddr */
630
544c6761 631 struct hrtimer dec_timer;
ca95150b 632 u64 dec_jiffies;
de56a948 633 u64 dec_expires;
bbf45ba5 634 unsigned long pending_exceptions;
a8606e20
PM
635 u8 ceded;
636 u8 prodded;
de56a948 637 u32 last_inst;
a8606e20 638
8577370f 639 struct swait_queue_head *wqp;
371fefd6
PM
640 struct kvmppc_vcore *vcore;
641 int ret;
de56a948 642 int trap;
371fefd6
PM
643 int state;
644 int ptid;
ec257165 645 int thread_cpu;
19ccb76a 646 bool timer_running;
371fefd6
PM
647 wait_queue_head_t cpu_run;
648
96bc451a 649 struct kvm_vcpu_arch_shared *shared;
5deb8e7a
AG
650#if defined(CONFIG_PPC_BOOK3S_64) && defined(CONFIG_KVM_BOOK3S_PR_POSSIBLE)
651 bool shared_big_endian;
652#endif
beb03f14
AG
653 unsigned long magic_page_pa; /* phys addr to map the magic page to */
654 unsigned long magic_page_ea; /* effect. addr to map the magic page to */
f3383cf8 655 bool disable_kernel_nx;
de56a948 656
eb1e4f43
SW
657 int irq_type; /* one of KVM_IRQ_* */
658 int irq_cpu_id;
659 struct openpic *mpic; /* KVM_IRQ_MPIC */
bc5ad3f3
BH
660#ifdef CONFIG_KVM_XICS
661 struct kvmppc_icp *icp; /* XICS presentation controller */
662#endif
eb1e4f43 663
9975f5e3 664#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
de56a948 665 struct kvm_vcpu_arch_shared shregs;
371fefd6 666
697d3899
PM
667 unsigned long pgfault_addr;
668 long pgfault_index;
669 unsigned long pgfault_hpte[2];
670
371fefd6
PM
671 struct list_head run_list;
672 struct task_struct *run_task;
673 struct kvm_run *kvm_run;
2e25aa5f
PM
674
675 spinlock_t vpa_update_lock;
676 struct kvmppc_vpa vpa;
677 struct kvmppc_vpa dtl;
678 struct dtl_entry *dtl_ptr;
679 unsigned long dtl_index;
0456ec4f 680 u64 stolen_logged;
2e25aa5f 681 struct kvmppc_vpa slb_shadow;
c7b67670
PM
682
683 spinlock_t tbacct_lock;
684 u64 busy_stolen;
685 u64 busy_preempt;
4a157d61
PM
686
687 u32 emul_inst;
de56a948 688#endif
b6c295df
PM
689
690#ifdef CONFIG_KVM_BOOK3S_HV_EXIT_TIMING
691 struct kvmhv_tb_accumulator *cur_activity; /* What we're timing */
692 u64 cur_tb_start; /* when it started */
693 struct kvmhv_tb_accumulator rm_entry; /* real-mode entry code */
694 struct kvmhv_tb_accumulator rm_intr; /* real-mode intr handling */
695 struct kvmhv_tb_accumulator rm_exit; /* real-mode exit code */
696 struct kvmhv_tb_accumulator guest_time; /* guest execution */
697 struct kvmhv_tb_accumulator cede_time; /* time napping inside guest */
698
699 struct dentry *debugfs_dir;
700 struct dentry *debugfs_timings;
701#endif /* CONFIG_KVM_BOOK3S_HV_EXIT_TIMING */
bbf45ba5
HB
702};
703
efff1912
PM
704#define VCPU_FPR(vcpu, i) (vcpu)->arch.fp.fpr[i][TS_FPROFFSET]
705
19ccb76a 706/* Values for vcpu->arch.state */
8455d79e
PM
707#define KVMPPC_VCPU_NOTREADY 0
708#define KVMPPC_VCPU_RUNNABLE 1
c7b67670 709#define KVMPPC_VCPU_BUSY_IN_HOST 2
371fefd6 710
b3c5d3c2
AG
711/* Values for vcpu->arch.io_gpr */
712#define KVM_MMIO_REG_MASK 0x001f
713#define KVM_MMIO_REG_EXT_MASK 0xffe0
714#define KVM_MMIO_REG_GPR 0x0000
715#define KVM_MMIO_REG_FPR 0x0020
716#define KVM_MMIO_REG_QPR 0x0040
717#define KVM_MMIO_REG_FQPR 0x0060
718
2246f8b5 719#define __KVM_HAVE_ARCH_WQP
5df554ad 720#define __KVM_HAVE_CREATE_DEVICE
b6d33834 721
13a34e06 722static inline void kvm_arch_hardware_disable(void) {}
0865e636
RK
723static inline void kvm_arch_hardware_unsetup(void) {}
724static inline void kvm_arch_sync_events(struct kvm *kvm) {}
15f46015 725static inline void kvm_arch_memslots_updated(struct kvm *kvm, struct kvm_memslots *slots) {}
0865e636
RK
726static inline void kvm_arch_flush_shadow_all(struct kvm *kvm) {}
727static inline void kvm_arch_sched_in(struct kvm_vcpu *vcpu, int cpu) {}
728static inline void kvm_arch_exit(void) {}
3217f7c2
CD
729static inline void kvm_arch_vcpu_blocking(struct kvm_vcpu *vcpu) {}
730static inline void kvm_arch_vcpu_unblocking(struct kvm_vcpu *vcpu) {}
3491caf2 731static inline void kvm_arch_vcpu_block_finish(struct kvm_vcpu *vcpu) {}
0865e636 732
bbf45ba5 733#endif /* __POWERPC_KVM_HOST_H__ */