Commit | Line | Data |
---|---|---|
f9ff0f30 SR |
1 | #ifndef _ASM_POWERPC_EXCEPTION_H |
2 | #define _ASM_POWERPC_EXCEPTION_H | |
3 | /* | |
4 | * Extracted from head_64.S | |
5 | * | |
6 | * PowerPC version | |
7 | * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org) | |
8 | * | |
9 | * Rewritten by Cort Dougan (cort@cs.nmt.edu) for PReP | |
10 | * Copyright (C) 1996 Cort Dougan <cort@cs.nmt.edu> | |
11 | * Adapted for Power Macintosh by Paul Mackerras. | |
12 | * Low-level exception handlers and MMU support | |
13 | * rewritten by Paul Mackerras. | |
14 | * Copyright (C) 1996 Paul Mackerras. | |
15 | * | |
16 | * Adapted for 64bit PowerPC by Dave Engebretsen, Peter Bergner, and | |
17 | * Mike Corrigan {engebret|bergner|mikejc}@us.ibm.com | |
18 | * | |
19 | * This file contains the low-level support and setup for the | |
20 | * PowerPC-64 platform, including trap and interrupt dispatch. | |
21 | * | |
22 | * This program is free software; you can redistribute it and/or | |
23 | * modify it under the terms of the GNU General Public License | |
24 | * as published by the Free Software Foundation; either version | |
25 | * 2 of the License, or (at your option) any later version. | |
26 | */ | |
27 | /* | |
28 | * The following macros define the code that appears as | |
29 | * the prologue to each of the exception handlers. They | |
30 | * are split into two parts to allow a single kernel binary | |
31 | * to be used for pSeries and iSeries. | |
32 | * | |
33 | * We make as much of the exception code common between native | |
34 | * exception handlers (including pSeries LPAR) and iSeries LPAR | |
35 | * implementations as possible. | |
36 | */ | |
da2bc464 | 37 | #include <asm/head-64.h> |
2c86cd18 | 38 | #include <asm/feature-fixups.h> |
f9ff0f30 | 39 | |
8c388514 | 40 | /* PACA save area offsets (exgen, exmc, etc) */ |
f9ff0f30 SR |
41 | #define EX_R9 0 |
42 | #define EX_R10 8 | |
43 | #define EX_R11 16 | |
44 | #define EX_R12 24 | |
45 | #define EX_R13 32 | |
36670fcf NP |
46 | #define EX_DAR 40 |
47 | #define EX_DSISR 48 | |
48 | #define EX_CCR 52 | |
635942ae NP |
49 | #define EX_CFAR 56 |
50 | #define EX_PPR 64 | |
8568f1e0 | 51 | #if defined(CONFIG_RELOCATABLE) |
635942ae | 52 | #define EX_CTR 72 |
635942ae | 53 | #define EX_SIZE 10 /* size in u64 units */ |
8568f1e0 NP |
54 | #else |
55 | #define EX_SIZE 9 /* size in u64 units */ | |
56 | #endif | |
dbeea1d6 | 57 | |
ba41e1e1 BS |
58 | /* |
59 | * maximum recursive depth of MCE exceptions | |
60 | */ | |
61 | #define MAX_MCE_DEPTH 4 | |
62 | ||
635942ae NP |
63 | /* |
64 | * EX_R3 is only used by the bad_stack handler. bad_stack reloads and | |
65 | * saves DAR from SPRN_DAR, and EX_DAR is not used. So EX_R3 can overlap | |
66 | * with EX_DAR. | |
67 | */ | |
68 | #define EX_R3 EX_DAR | |
69 | ||
4508a74a NP |
70 | #ifdef __ASSEMBLY__ |
71 | ||
a048a07d NP |
72 | #define STF_ENTRY_BARRIER_SLOT \ |
73 | STF_ENTRY_BARRIER_FIXUP_SECTION; \ | |
74 | nop; \ | |
75 | nop; \ | |
76 | nop | |
77 | ||
78 | #define STF_EXIT_BARRIER_SLOT \ | |
79 | STF_EXIT_BARRIER_FIXUP_SECTION; \ | |
80 | nop; \ | |
81 | nop; \ | |
82 | nop; \ | |
83 | nop; \ | |
84 | nop; \ | |
85 | nop | |
86 | ||
87 | /* | |
88 | * r10 must be free to use, r13 must be paca | |
89 | */ | |
90 | #define INTERRUPT_TO_KERNEL \ | |
91 | STF_ENTRY_BARRIER_SLOT | |
92 | ||
aa8a5e00 ME |
93 | /* |
94 | * Macros for annotating the expected destination of (h)rfid | |
95 | * | |
96 | * The nop instructions allow us to insert one or more instructions to flush the | |
97 | * L1-D cache when returning to userspace or a guest. | |
98 | */ | |
99 | #define RFI_FLUSH_SLOT \ | |
100 | RFI_FLUSH_FIXUP_SECTION; \ | |
101 | nop; \ | |
102 | nop; \ | |
103 | nop | |
50e51c13 NP |
104 | |
105 | #define RFI_TO_KERNEL \ | |
106 | rfid | |
107 | ||
108 | #define RFI_TO_USER \ | |
a048a07d | 109 | STF_EXIT_BARRIER_SLOT; \ |
aa8a5e00 ME |
110 | RFI_FLUSH_SLOT; \ |
111 | rfid; \ | |
112 | b rfi_flush_fallback | |
50e51c13 NP |
113 | |
114 | #define RFI_TO_USER_OR_KERNEL \ | |
a048a07d | 115 | STF_EXIT_BARRIER_SLOT; \ |
aa8a5e00 ME |
116 | RFI_FLUSH_SLOT; \ |
117 | rfid; \ | |
118 | b rfi_flush_fallback | |
50e51c13 NP |
119 | |
120 | #define RFI_TO_GUEST \ | |
a048a07d | 121 | STF_EXIT_BARRIER_SLOT; \ |
aa8a5e00 ME |
122 | RFI_FLUSH_SLOT; \ |
123 | rfid; \ | |
124 | b rfi_flush_fallback | |
50e51c13 NP |
125 | |
126 | #define HRFI_TO_KERNEL \ | |
127 | hrfid | |
128 | ||
129 | #define HRFI_TO_USER \ | |
a048a07d | 130 | STF_EXIT_BARRIER_SLOT; \ |
aa8a5e00 ME |
131 | RFI_FLUSH_SLOT; \ |
132 | hrfid; \ | |
133 | b hrfi_flush_fallback | |
50e51c13 NP |
134 | |
135 | #define HRFI_TO_USER_OR_KERNEL \ | |
a048a07d | 136 | STF_EXIT_BARRIER_SLOT; \ |
aa8a5e00 ME |
137 | RFI_FLUSH_SLOT; \ |
138 | hrfid; \ | |
139 | b hrfi_flush_fallback | |
50e51c13 NP |
140 | |
141 | #define HRFI_TO_GUEST \ | |
a048a07d | 142 | STF_EXIT_BARRIER_SLOT; \ |
aa8a5e00 ME |
143 | RFI_FLUSH_SLOT; \ |
144 | hrfid; \ | |
145 | b hrfi_flush_fallback | |
50e51c13 NP |
146 | |
147 | #define HRFI_TO_UNKNOWN \ | |
a048a07d | 148 | STF_EXIT_BARRIER_SLOT; \ |
aa8a5e00 ME |
149 | RFI_FLUSH_SLOT; \ |
150 | hrfid; \ | |
151 | b hrfi_flush_fallback | |
50e51c13 | 152 | |
f9ff0f30 SR |
153 | /* |
154 | * We're short on space and time in the exception prolog, so we can't | |
27510235 ME |
155 | * use the normal LOAD_REG_IMMEDIATE macro to load the address of label. |
156 | * Instead we get the base of the kernel from paca->kernelbase and or in the low | |
157 | * part of label. This requires that the label be within 64KB of kernelbase, and | |
158 | * that kernelbase be 64K aligned. | |
f9ff0f30 | 159 | */ |
f9ff0f30 | 160 | #define LOAD_HANDLER(reg, label) \ |
d8d42b05 | 161 | ld reg,PACAKBASE(r13); /* get high part of &label */ \ |
4b1f5ccc | 162 | ori reg,reg,FIXED_SYMBOL_ABS_ADDR(label) |
f9ff0f30 | 163 | |
fb479e44 NP |
164 | #define __LOAD_HANDLER(reg, label) \ |
165 | ld reg,PACAKBASE(r13); \ | |
4b1f5ccc | 166 | ori reg,reg,(ABS_ADDR(label))@l |
fb479e44 | 167 | |
a97a65d5 NP |
168 | /* |
169 | * Branches from unrelocated code (e.g., interrupts) to labels outside | |
170 | * head-y require >64K offsets. | |
171 | */ | |
172 | #define __LOAD_FAR_HANDLER(reg, label) \ | |
173 | ld reg,PACAKBASE(r13); \ | |
174 | ori reg,reg,(ABS_ADDR(label))@l; \ | |
4b1f5ccc | 175 | addis reg,reg,(ABS_ADDR(label))@h |
a97a65d5 | 176 | |
2d046308 NP |
177 | .macro EXCEPTION_PROLOG_2_REAL label, hsrr, set_ri |
178 | ld r10,PACAKMSR(r13) /* get MSR value for kernel */ | |
179 | .if ! \set_ri | |
180 | xori r10,r10,MSR_RI /* Clear MSR_RI */ | |
181 | .endif | |
182 | .if \hsrr | |
183 | mfspr r11,SPRN_HSRR0 /* save HSRR0 */ | |
184 | .else | |
185 | mfspr r11,SPRN_SRR0 /* save SRR0 */ | |
186 | .endif | |
187 | LOAD_HANDLER(r12, \label\()) | |
188 | .if \hsrr | |
189 | mtspr SPRN_HSRR0,r12 | |
190 | mfspr r12,SPRN_HSRR1 /* and HSRR1 */ | |
191 | mtspr SPRN_HSRR1,r10 | |
192 | HRFI_TO_KERNEL | |
193 | .else | |
194 | mtspr SPRN_SRR0,r12 | |
195 | mfspr r12,SPRN_SRR1 /* and SRR1 */ | |
196 | mtspr SPRN_SRR1,r10 | |
197 | RFI_TO_KERNEL | |
198 | .endif | |
199 | b . /* prevent speculative execution */ | |
200 | .endm | |
201 | ||
202 | .macro EXCEPTION_PROLOG_2_VIRT label, hsrr | |
4508a74a | 203 | #ifdef CONFIG_RELOCATABLE |
4508a74a NP |
204 | .if \hsrr |
205 | mfspr r11,SPRN_HSRR0 /* save HSRR0 */ | |
206 | .else | |
207 | mfspr r11,SPRN_SRR0 /* save SRR0 */ | |
208 | .endif | |
209 | LOAD_HANDLER(r12, \label\()) | |
210 | mtctr r12 | |
211 | .if \hsrr | |
212 | mfspr r12,SPRN_HSRR1 /* and HSRR1 */ | |
213 | .else | |
214 | mfspr r12,SPRN_SRR1 /* and HSRR1 */ | |
215 | .endif | |
216 | li r10,MSR_RI | |
217 | mtmsrd r10,1 /* Set RI (EE=0) */ | |
218 | bctr | |
4508a74a | 219 | #else |
4508a74a NP |
220 | .if \hsrr |
221 | mfspr r11,SPRN_HSRR0 /* save HSRR0 */ | |
222 | mfspr r12,SPRN_HSRR1 /* and HSRR1 */ | |
223 | .else | |
224 | mfspr r11,SPRN_SRR0 /* save SRR0 */ | |
225 | mfspr r12,SPRN_SRR1 /* and SRR1 */ | |
226 | .endif | |
227 | li r10,MSR_RI | |
228 | mtmsrd r10,1 /* Set RI (EE=0) */ | |
229 | b \label | |
4508a74a | 230 | #endif |
2d046308 | 231 | .endm |
4508a74a | 232 | |
a5d4f3ad | 233 | /* Exception register prefixes */ |
4508a74a NP |
234 | #define EXC_HV 1 |
235 | #define EXC_STD 0 | |
a5d4f3ad | 236 | |
4700dfaf MN |
237 | #if defined(CONFIG_RELOCATABLE) |
238 | /* | |
bc2e6c6a MN |
239 | * If we support interrupts with relocation on AND we're a relocatable kernel, |
240 | * we need to use CTR to get to the 2nd level handler. So, save/restore it | |
241 | * when required. | |
4700dfaf | 242 | */ |
bc2e6c6a MN |
243 | #define SAVE_CTR(reg, area) mfctr reg ; std reg,area+EX_CTR(r13) |
244 | #define GET_CTR(reg, area) ld reg,area+EX_CTR(r13) | |
245 | #define RESTORE_CTR(reg, area) ld reg,area+EX_CTR(r13) ; mtctr reg | |
4700dfaf | 246 | #else |
bc2e6c6a MN |
247 | /* ...else CTR is unused and in register. */ |
248 | #define SAVE_CTR(reg, area) | |
249 | #define GET_CTR(reg, area) mfctr reg | |
250 | #define RESTORE_CTR(reg, area) | |
4700dfaf MN |
251 | #endif |
252 | ||
13e7a8e8 HM |
253 | /* |
254 | * PPR save/restore macros used in exceptions_64s.S | |
255 | * Used for P7 or later processors | |
256 | */ | |
4c2de74c | 257 | #define SAVE_PPR(area, ra) \ |
13e7a8e8 | 258 | BEGIN_FTR_SECTION_NESTED(940) \ |
4c2de74c NP |
259 | ld ra,area+EX_PPR(r13); /* Read PPR from paca */ \ |
260 | std ra,_PPR(r1); \ | |
13e7a8e8 HM |
261 | END_FTR_SECTION_NESTED(CPU_FTR_HAS_PPR,CPU_FTR_HAS_PPR,940) |
262 | ||
263 | #define RESTORE_PPR_PACA(area, ra) \ | |
264 | BEGIN_FTR_SECTION_NESTED(941) \ | |
265 | ld ra,area+EX_PPR(r13); \ | |
266 | mtspr SPRN_PPR,ra; \ | |
267 | END_FTR_SECTION_NESTED(CPU_FTR_HAS_PPR,CPU_FTR_HAS_PPR,941) | |
268 | ||
13e7a8e8 | 269 | /* |
1707dd16 | 270 | * Get an SPR into a register if the CPU has the given feature |
13e7a8e8 | 271 | */ |
1707dd16 | 272 | #define OPT_GET_SPR(ra, spr, ftr) \ |
13e7a8e8 | 273 | BEGIN_FTR_SECTION_NESTED(943) \ |
1707dd16 PM |
274 | mfspr ra,spr; \ |
275 | END_FTR_SECTION_NESTED(ftr,ftr,943) | |
13e7a8e8 | 276 | |
d410ae21 MS |
277 | /* |
278 | * Set an SPR from a register if the CPU has the given feature | |
279 | */ | |
280 | #define OPT_SET_SPR(ra, spr, ftr) \ | |
281 | BEGIN_FTR_SECTION_NESTED(943) \ | |
282 | mtspr spr,ra; \ | |
283 | END_FTR_SECTION_NESTED(ftr,ftr,943) | |
284 | ||
1707dd16 PM |
285 | /* |
286 | * Save a register to the PACA if the CPU has the given feature | |
287 | */ | |
288 | #define OPT_SAVE_REG_TO_PACA(offset, ra, ftr) \ | |
289 | BEGIN_FTR_SECTION_NESTED(943) \ | |
290 | std ra,offset(r13); \ | |
291 | END_FTR_SECTION_NESTED(ftr,ftr,943) | |
292 | ||
5dba1d50 NP |
293 | .macro EXCEPTION_PROLOG_0 area |
294 | GET_PACA(r13) | |
295 | std r9,\area\()+EX_R9(r13) /* save r9 */ | |
296 | OPT_GET_SPR(r9, SPRN_PPR, CPU_FTR_HAS_PPR) | |
297 | HMT_MEDIUM | |
298 | std r10,\area\()+EX_R10(r13) /* save r10 - r12 */ | |
1707dd16 | 299 | OPT_GET_SPR(r10, SPRN_CFAR, CPU_FTR_CFAR) |
5dba1d50 | 300 | .endm |
1707dd16 | 301 | |
fa4cf6b7 NP |
302 | .macro EXCEPTION_PROLOG_1 hsrr, area, kvm, vec, bitmask |
303 | OPT_SAVE_REG_TO_PACA(\area\()+EX_PPR, r9, CPU_FTR_HAS_PPR) | |
304 | OPT_SAVE_REG_TO_PACA(\area\()+EX_CFAR, r10, CPU_FTR_CFAR) | |
305 | INTERRUPT_TO_KERNEL | |
306 | SAVE_CTR(r10, \area\()) | |
4b1f5ccc | 307 | mfcr r9 |
a7c1ca19 NP |
308 | .if \kvm |
309 | KVMTEST \hsrr \vec | |
310 | .endif | |
311 | ||
fa4cf6b7 NP |
312 | .if \bitmask |
313 | lbz r10,PACAIRQSOFTMASK(r13) | |
314 | andi. r10,r10,\bitmask | |
315 | /* Associate vector numbers with bits in paca->irq_happened */ | |
316 | .if \vec == 0x500 || \vec == 0xea0 | |
317 | li r10,PACA_IRQ_EE | |
318 | .elseif \vec == 0x900 | |
319 | li r10,PACA_IRQ_DEC | |
320 | .elseif \vec == 0xa00 || \vec == 0xe80 | |
321 | li r10,PACA_IRQ_DBELL | |
322 | .elseif \vec == 0xe60 | |
323 | li r10,PACA_IRQ_HMI | |
324 | .elseif \vec == 0xf00 | |
325 | li r10,PACA_IRQ_PMI | |
326 | .else | |
327 | .abort "Bad maskable vector" | |
328 | .endif | |
329 | ||
330 | .if \hsrr | |
331 | bne masked_Hinterrupt | |
332 | .else | |
333 | bne masked_interrupt | |
334 | .endif | |
a7c1ca19 NP |
335 | .endif |
336 | ||
fa4cf6b7 NP |
337 | std r11,\area\()+EX_R11(r13) |
338 | std r12,\area\()+EX_R12(r13) | |
339 | GET_SCRATCH0(r10) | |
340 | std r10,\area\()+EX_R13(r13) | |
a7c1ca19 | 341 | .endm |
7180e3e6 | 342 | |
dd96b2c2 AK |
343 | #ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE |
344 | /* | |
345 | * If hv is possible, interrupts come into to the hv version | |
346 | * of the kvmppc_interrupt code, which then jumps to the PR handler, | |
347 | * kvmppc_interrupt_pr, if the guest is a PR guest. | |
348 | */ | |
349 | #define kvmppc_interrupt kvmppc_interrupt_hv | |
350 | #else | |
351 | #define kvmppc_interrupt kvmppc_interrupt_pr | |
352 | #endif | |
353 | ||
b51351e2 NP |
354 | /* |
355 | * Branch to label using its 0xC000 address. This results in instruction | |
356 | * address suitable for MSR[IR]=0 or 1, which allows relocation to be turned | |
357 | * on using mtmsr rather than rfid. | |
358 | * | |
359 | * This could set the 0xc bits for !RELOCATABLE as an immediate, rather than | |
360 | * load KBASE for a slight optimisation. | |
361 | */ | |
362 | #define BRANCH_TO_C000(reg, label) \ | |
363 | __LOAD_HANDLER(reg, label); \ | |
364 | mtctr reg; \ | |
365 | bctr | |
366 | ||
fb479e44 NP |
367 | #ifdef CONFIG_RELOCATABLE |
368 | #define BRANCH_TO_COMMON(reg, label) \ | |
369 | __LOAD_HANDLER(reg, label); \ | |
370 | mtctr reg; \ | |
371 | bctr | |
372 | ||
be5c5e84 ME |
373 | #define BRANCH_LINK_TO_FAR(label) \ |
374 | __LOAD_FAR_HANDLER(r12, label); \ | |
375 | mtctr r12; \ | |
2337d207 NP |
376 | bctrl |
377 | ||
a97a65d5 NP |
378 | /* |
379 | * KVM requires __LOAD_FAR_HANDLER. | |
380 | * | |
381 | * __BRANCH_TO_KVM_EXIT branches are also a special case because they | |
382 | * explicitly use r9 then reload it from PACA before branching. Hence | |
383 | * the double-underscore. | |
384 | */ | |
385 | #define __BRANCH_TO_KVM_EXIT(area, label) \ | |
386 | mfctr r9; \ | |
387 | std r9,HSTATE_SCRATCH1(r13); \ | |
388 | __LOAD_FAR_HANDLER(r9, label); \ | |
389 | mtctr r9; \ | |
390 | ld r9,area+EX_R9(r13); \ | |
391 | bctr | |
392 | ||
fb479e44 NP |
393 | #else |
394 | #define BRANCH_TO_COMMON(reg, label) \ | |
395 | b label | |
396 | ||
be5c5e84 | 397 | #define BRANCH_LINK_TO_FAR(label) \ |
2337d207 NP |
398 | bl label |
399 | ||
a97a65d5 NP |
400 | #define __BRANCH_TO_KVM_EXIT(area, label) \ |
401 | ld r9,area+EX_R9(r13); \ | |
402 | b label | |
403 | ||
fb479e44 NP |
404 | #endif |
405 | ||
b01c8b54 | 406 | #ifdef CONFIG_KVM_BOOK3S_64_HANDLER |
4508a74a NP |
407 | .macro KVMTEST hsrr, n |
408 | lbz r10,HSTATE_IN_GUEST(r13) | |
409 | cmpwi r10,0 | |
410 | .if \hsrr | |
411 | bne do_kvm_H\n | |
412 | .else | |
413 | bne do_kvm_\n | |
414 | .endif | |
415 | .endm | |
416 | ||
17bdc064 NP |
417 | .macro KVM_HANDLER area, hsrr, n, skip |
418 | .if \skip | |
419 | cmpwi r10,KVM_GUEST_MODE_SKIP | |
420 | beq 89f | |
421 | .else | |
4508a74a NP |
422 | BEGIN_FTR_SECTION_NESTED(947) |
423 | ld r10,\area+EX_CFAR(r13) | |
424 | std r10,HSTATE_CFAR(r13) | |
425 | END_FTR_SECTION_NESTED(CPU_FTR_CFAR,CPU_FTR_CFAR,947) | |
17bdc064 | 426 | .endif |
4508a74a | 427 | |
4508a74a NP |
428 | BEGIN_FTR_SECTION_NESTED(948) |
429 | ld r10,\area+EX_PPR(r13) | |
430 | std r10,HSTATE_PPR(r13) | |
431 | END_FTR_SECTION_NESTED(CPU_FTR_HAS_PPR,CPU_FTR_HAS_PPR,948) | |
432 | ld r10,\area+EX_R10(r13) | |
433 | std r12,HSTATE_SCRATCH0(r13) | |
434 | sldi r12,r9,32 | |
c0c6cd15 NP |
435 | /* HSRR variants have the 0x2 bit added to their trap number */ |
436 | .if \hsrr | |
437 | ori r12,r12,(\n + 0x2) | |
438 | .else | |
4508a74a | 439 | ori r12,r12,(\n) |
c0c6cd15 | 440 | .endif |
4508a74a NP |
441 | /* This reloads r9 before branching to kvmppc_interrupt */ |
442 | __BRANCH_TO_KVM_EXIT(\area, kvmppc_interrupt) | |
17bdc064 NP |
443 | |
444 | .if \skip | |
4508a74a NP |
445 | 89: mtocrf 0x80,r9 |
446 | ld r9,\area+EX_R9(r13) | |
447 | ld r10,\area+EX_R10(r13) | |
448 | .if \hsrr | |
449 | b kvmppc_skip_Hinterrupt | |
450 | .else | |
451 | b kvmppc_skip_interrupt | |
452 | .endif | |
17bdc064 | 453 | .endif |
4508a74a | 454 | .endm |
b01c8b54 PM |
455 | |
456 | #else | |
4508a74a NP |
457 | .macro KVMTEST hsrr, n |
458 | .endm | |
17bdc064 | 459 | .macro KVM_HANDLER area, hsrr, n, skip |
4508a74a | 460 | .endm |
b01c8b54 PM |
461 | #endif |
462 | ||
a4087a4d NP |
463 | #define EXCEPTION_PROLOG_COMMON_1() \ |
464 | std r9,_CCR(r1); /* save CR in stackframe */ \ | |
465 | std r11,_NIP(r1); /* save SRR0 in stackframe */ \ | |
466 | std r12,_MSR(r1); /* save SRR1 in stackframe */ \ | |
467 | std r10,0(r1); /* make stack chain pointer */ \ | |
468 | std r0,GPR0(r1); /* save r0 in stackframe */ \ | |
469 | std r10,GPR1(r1); /* save r1 in stackframe */ \ | |
470 | ||
471 | ||
f9ff0f30 SR |
472 | /* |
473 | * The common exception prolog is used for all except a few exceptions | |
474 | * such as a segment miss on a kernel address. We have to be prepared | |
475 | * to take another exception from the point where we first touch the | |
476 | * kernel stack onwards. | |
477 | * | |
478 | * On entry r13 points to the paca, r9-r13 are saved in the paca, | |
479 | * r9 contains the saved CR, r11 and r12 contain the saved SRR0 and | |
480 | * SRR1, and relocation is on. | |
481 | */ | |
482 | #define EXCEPTION_PROLOG_COMMON(n, area) \ | |
483 | andi. r10,r12,MSR_PR; /* See if coming from user */ \ | |
484 | mr r10,r1; /* Save r1 */ \ | |
485 | subi r1,r1,INT_FRAME_SIZE; /* alloc frame on kernel stack */ \ | |
486 | beq- 1f; \ | |
487 | ld r1,PACAKSAVE(r13); /* kernel stack to use */ \ | |
90ff5d68 | 488 | 1: cmpdi cr1,r1,-INT_FRAME_SIZE; /* check if r1 is in userspace */ \ |
1977b502 PM |
489 | blt+ cr1,3f; /* abort if it is */ \ |
490 | li r1,(n); /* will be reloaded later */ \ | |
f9ff0f30 | 491 | sth r1,PACA_TRAP_SAVE(r13); \ |
1977b502 PM |
492 | std r3,area+EX_R3(r13); \ |
493 | addi r3,r13,area; /* r3 -> where regs are saved*/ \ | |
bc2e6c6a | 494 | RESTORE_CTR(r1, area); \ |
f9ff0f30 | 495 | b bad_stack; \ |
a4087a4d | 496 | 3: EXCEPTION_PROLOG_COMMON_1(); \ |
890274c2 | 497 | kuap_save_amr_and_lock r9, r10, cr1, cr0; \ |
5d75b264 | 498 | beq 4f; /* if from kernel mode */ \ |
c223c903 | 499 | ACCOUNT_CPU_USER_ENTRY(r13, r9, r10); \ |
4c2de74c | 500 | SAVE_PPR(area, r9); \ |
b14a7253 MS |
501 | 4: EXCEPTION_PROLOG_COMMON_2(area) \ |
502 | EXCEPTION_PROLOG_COMMON_3(n) \ | |
503 | ACCOUNT_STOLEN_TIME | |
504 | ||
505 | /* Save original regs values from save area to stack frame. */ | |
506 | #define EXCEPTION_PROLOG_COMMON_2(area) \ | |
f9ff0f30 SR |
507 | ld r9,area+EX_R9(r13); /* move r9, r10 to stackframe */ \ |
508 | ld r10,area+EX_R10(r13); \ | |
509 | std r9,GPR9(r1); \ | |
510 | std r10,GPR10(r1); \ | |
511 | ld r9,area+EX_R11(r13); /* move r11 - r13 to stackframe */ \ | |
512 | ld r10,area+EX_R12(r13); \ | |
513 | ld r11,area+EX_R13(r13); \ | |
514 | std r9,GPR11(r1); \ | |
515 | std r10,GPR12(r1); \ | |
516 | std r11,GPR13(r1); \ | |
48404f2e PM |
517 | BEGIN_FTR_SECTION_NESTED(66); \ |
518 | ld r10,area+EX_CFAR(r13); \ | |
519 | std r10,ORIG_GPR3(r1); \ | |
520 | END_FTR_SECTION_NESTED(CPU_FTR_CFAR, CPU_FTR_CFAR, 66); \ | |
b14a7253 MS |
521 | GET_CTR(r10, area); \ |
522 | std r10,_CTR(r1); | |
523 | ||
524 | #define EXCEPTION_PROLOG_COMMON_3(n) \ | |
525 | std r2,GPR2(r1); /* save r2 in stackframe */ \ | |
526 | SAVE_4GPRS(3, r1); /* save r3 - r6 in stackframe */ \ | |
527 | SAVE_2GPRS(7, r1); /* save r7, r8 in stackframe */ \ | |
bc2e6c6a | 528 | mflr r9; /* Get LR, later save to stack */ \ |
f9ff0f30 | 529 | ld r2,PACATOC(r13); /* get kernel TOC into r2 */ \ |
f9ff0f30 | 530 | std r9,_LINK(r1); \ |
4e26bc4a | 531 | lbz r10,PACAIRQSOFTMASK(r13); \ |
f9ff0f30 SR |
532 | mfspr r11,SPRN_XER; /* save XER in stackframe */ \ |
533 | std r10,SOFTE(r1); \ | |
534 | std r11,_XER(r1); \ | |
535 | li r9,(n)+1; \ | |
536 | std r9,_TRAP(r1); /* set trap number */ \ | |
537 | li r10,0; \ | |
538 | ld r11,exception_marker@toc(r2); \ | |
539 | std r10,RESULT(r1); /* clear regs->result */ \ | |
b14a7253 | 540 | std r11,STACK_FRAME_OVERHEAD-16(r1); /* mark the frame */ |
f9ff0f30 | 541 | |
fe1952fc BH |
542 | #define RUNLATCH_ON \ |
543 | BEGIN_FTR_SECTION \ | |
c911d2e1 | 544 | ld r3, PACA_THREAD_INFO(r13); \ |
fe1952fc BH |
545 | ld r4,TI_LOCAL_FLAGS(r3); \ |
546 | andi. r0,r4,_TLF_RUNLATCH; \ | |
547 | beql ppc64_runlatch_on_trampoline; \ | |
548 | END_FTR_SECTION_IFSET(CPU_FTR_CTRL) | |
549 | ||
47169fba | 550 | #define EXCEPTION_COMMON(area, trap) \ |
a3d96f70 | 551 | EXCEPTION_PROLOG_COMMON(trap, area); \ |
fe1952fc | 552 | |
b1ee8a3d | 553 | /* |
47169fba | 554 | * Exception where stack is already set in r1, r1 is saved in r10 |
b1ee8a3d | 555 | */ |
47169fba | 556 | #define EXCEPTION_COMMON_STACK(area, trap) \ |
b1ee8a3d | 557 | EXCEPTION_PROLOG_COMMON_1(); \ |
890274c2 | 558 | kuap_save_amr_and_lock r9, r10, cr1; \ |
b1ee8a3d | 559 | EXCEPTION_PROLOG_COMMON_2(area); \ |
47169fba | 560 | EXCEPTION_PROLOG_COMMON_3(trap) |
b1ee8a3d | 561 | |
47169fba NP |
562 | #define STD_EXCEPTION_COMMON(trap, hdlr) \ |
563 | EXCEPTION_COMMON(PACA_EXGEN, trap); \ | |
564 | bl save_nvgprs; \ | |
565 | RECONCILE_IRQ_STATE(r10, r11); \ | |
c06075f3 NP |
566 | addi r3,r1,STACK_FRAME_OVERHEAD; \ |
567 | bl hdlr; \ | |
568 | b ret_from_except | |
f9ff0f30 SR |
569 | |
570 | /* | |
571 | * Like STD_EXCEPTION_COMMON, but for exceptions that can occur | |
7450f6f0 BH |
572 | * in the idle task and therefore need the special idle handling |
573 | * (finish nap and runlatch) | |
f9ff0f30 | 574 | */ |
47169fba NP |
575 | #define STD_EXCEPTION_COMMON_ASYNC(trap, hdlr) \ |
576 | EXCEPTION_COMMON(PACA_EXGEN, trap); \ | |
577 | FINISH_NAP; \ | |
578 | RECONCILE_IRQ_STATE(r10, r11); \ | |
579 | RUNLATCH_ON; \ | |
c06075f3 NP |
580 | addi r3,r1,STACK_FRAME_OVERHEAD; \ |
581 | bl hdlr; \ | |
582 | b ret_from_except_lite | |
f9ff0f30 SR |
583 | |
584 | /* | |
585 | * When the idle code in power4_idle puts the CPU into NAP mode, | |
586 | * it has to do so in a loop, and relies on the external interrupt | |
587 | * and decrementer interrupt entry code to get it out of the loop. | |
588 | * It sets the _TLF_NAPPING bit in current_thread_info()->local_flags | |
589 | * to signal that it is in the loop and needs help to get out. | |
590 | */ | |
591 | #ifdef CONFIG_PPC_970_NAP | |
592 | #define FINISH_NAP \ | |
593 | BEGIN_FTR_SECTION \ | |
c911d2e1 | 594 | ld r11, PACA_THREAD_INFO(r13); \ |
f9ff0f30 SR |
595 | ld r9,TI_LOCAL_FLAGS(r11); \ |
596 | andi. r10,r9,_TLF_NAPPING; \ | |
597 | bnel power4_fixup_nap; \ | |
598 | END_FTR_SECTION_IFSET(CPU_FTR_CAN_NAP) | |
599 | #else | |
600 | #define FINISH_NAP | |
601 | #endif | |
602 | ||
4508a74a NP |
603 | #endif /* __ASSEMBLY__ */ |
604 | ||
f9ff0f30 | 605 | #endif /* _ASM_POWERPC_EXCEPTION_H */ |