Merge tag 'phy-for-4.18-rc' of git://git.kernel.org/pub/scm/linux/kernel/git/kishon...
[linux-2.6-block.git] / arch / openrisc / Kconfig
CommitLineData
b2441318 1# SPDX-License-Identifier: GPL-2.0
f8c4a270
JB
2#
3# For a description of the syntax of this configuration file,
395cf969 4# see Documentation/kbuild/kconfig-language.txt.
f8c4a270
JB
5#
6
7config OPENRISC
8 def_bool y
9 select OF
10 select OF_EARLY_FLATTREE
b4c4c6ee 11 select IRQ_DOMAIN
d1f6f28f 12 select HANDLE_DOMAIN_IRQ
f8c4a270 13 select HAVE_MEMBLOCK
8636f344 14 select GPIOLIB
f8c4a270 15 select HAVE_ARCH_TRACEHOOK
c0fcaf55 16 select SPARSE_IRQ
f8c4a270
JB
17 select GENERIC_IRQ_CHIP
18 select GENERIC_IRQ_PROBE
19 select GENERIC_IRQ_SHOW
20 select GENERIC_IOMAP
9f13a1fd 21 select GENERIC_CPU_DEVICES
04ea1e91 22 select HAVE_UID16
0662d33a 23 select GENERIC_ATOMIC64
5bf8f6bf 24 select GENERIC_CLOCKEVENTS
8e6d08e0 25 select GENERIC_CLOCKEVENTS_BROADCAST
603d6637 26 select GENERIC_STRNCPY_FROM_USER
b48b2c3e 27 select GENERIC_STRNLEN_USER
8e6d08e0 28 select GENERIC_SMP_IDLE_THREAD
786d35d4 29 select MODULES_USE_ELF_RELA
83fbdf1c 30 select MULTI_IRQ_HANDLER
d1a1dc0b 31 select HAVE_DEBUG_STACKOVERFLOW
4db8e6d2 32 select OR1K_PIC
fff7fb0b 33 select CPU_NO_EFFICIENT_FFS if !OPENRISC_HAVE_INST_FF1
266c7fad 34 select NO_BOOTMEM
b5f82176
SH
35 select ARCH_USE_QUEUED_SPINLOCKS
36 select ARCH_USE_QUEUED_RWLOCKS
9b54470a 37 select OMPIC if SMP
eecac38b 38 select ARCH_WANT_FRAME_POINTERS
f8c4a270 39
4c97a0c8
BM
40config CPU_BIG_ENDIAN
41 def_bool y
42
f8c4a270
JB
43config MMU
44 def_bool y
45
f8c4a270
JB
46config RWSEM_GENERIC_SPINLOCK
47 def_bool y
48
49config RWSEM_XCHGADD_ALGORITHM
50 def_bool n
51
52config GENERIC_HWEIGHT
53 def_bool y
54
ce816fa8 55config NO_IOPORT_MAP
f8c4a270
JB
56 def_bool y
57
f8c4a270
JB
58config TRACE_IRQFLAGS_SUPPORT
59 def_bool y
60
61# For now, use generic checksum functions
62#These can be reimplemented in assembly later if so inclined
63config GENERIC_CSUM
64 def_bool y
65
eecac38b
SH
66config STACKTRACE_SUPPORT
67 def_bool y
68
78cdfb5c
SH
69config LOCKDEP_SUPPORT
70 def_bool y
71
83fbdf1c
PD
72config MULTI_IRQ_HANDLER
73 def_bool y
74
f8c4a270
JB
75source "init/Kconfig"
76
57a1a197 77source "kernel/Kconfig.freezer"
f8c4a270
JB
78
79menu "Processor type and features"
80
81choice
82 prompt "Subarchitecture"
83 default OR1K_1200
84
85config OR1K_1200
86 bool "OR1200"
87 help
88 Generic OpenRISC 1200 architecture
89
90endchoice
91
4ee93d80
JHW
92config DCACHE_WRITETHROUGH
93 bool "Have write through data caches"
94 default n
95 help
96 Select this if your implementation features write through data caches.
97 Selecting 'N' here will allow the kernel to force flushing of data
98 caches at relevant times. Most OpenRISC implementations support write-
99 through data caches.
100
101 If unsure say N here
102
f8c4a270
JB
103config OPENRISC_BUILTIN_DTB
104 string "Builtin DTB"
105 default ""
106
107menu "Class II Instructions"
108
109config OPENRISC_HAVE_INST_FF1
110 bool "Have instruction l.ff1"
111 default y
112 help
113 Select this if your implementation has the Class II instruction l.ff1
114
115config OPENRISC_HAVE_INST_FL1
116 bool "Have instruction l.fl1"
117 default y
118 help
119 Select this if your implementation has the Class II instruction l.fl1
120
121config OPENRISC_HAVE_INST_MUL
122 bool "Have instruction l.mul for hardware multiply"
123 default y
124 help
125 Select this if your implementation has a hardware multiply instruction
126
127config OPENRISC_HAVE_INST_DIV
128 bool "Have instruction l.div for hardware divide"
129 default y
130 help
131 Select this if your implementation has a hardware divide instruction
132endmenu
133
34bbdcdc 134config NR_CPUS
8e6d08e0
SK
135 int "Maximum number of CPUs (2-32)"
136 range 2 32
137 depends on SMP
138 default "2"
139
140config SMP
141 bool "Symmetric Multi-Processing support"
142 help
143 This enables support for systems with more than one CPU. If you have
144 a system with only one CPU, say N. If you have a system with more
145 than one CPU, say Y.
146
147 If you don't know what to do here, say N.
f8c4a270 148
f8c4a270
JB
149source kernel/Kconfig.hz
150source kernel/Kconfig.preempt
151source "mm/Kconfig"
152
153config OPENRISC_NO_SPR_SR_DSX
154 bool "use SPR_SR_DSX software emulation" if OR1K_1200
155 default y
156 help
157 SPR_SR_DSX bit is status register bit indicating whether
158 the last exception has happened in delay slot.
159
160 OpenRISC architecture makes it optional to have it implemented
161 in hardware and the OR1200 does not have it.
162
163 Say N here if you know that your OpenRISC processor has
164 SPR_SR_DSX bit implemented. Say Y if you are unsure.
165
91993c8c
SK
166config OPENRISC_HAVE_SHADOW_GPRS
167 bool "Support for shadow gpr files" if !SMP
168 default y if SMP
169 help
170 Say Y here if your OpenRISC processor features shadowed
171 register files. They will in such case be used as a
172 scratch reg storage on exception entry.
173
174 On SMP systems, this feature is mandatory.
175 On a unicore system it's safe to say N here if you are unsure.
176
f8c4a270
JB
177config CMDLINE
178 string "Default kernel command string"
179 default ""
180 help
181 On some architectures there is currently no way for the boot loader
182 to pass arguments to the kernel. For these architectures, you should
183 supply some command-line options at build time by entering them
184 here.
185
186menu "Debugging options"
187
f8c4a270
JB
188config JUMP_UPON_UNHANDLED_EXCEPTION
189 bool "Try to die gracefully"
190 default y
191 help
192 Now this puts kernel into infinite loop after first oops. Till
193 your kernel crashes this doesn't have any influence.
194
195 Say Y if you are unsure.
196
f8c4a270
JB
197config OPENRISC_ESR_EXCEPTION_BUG_CHECK
198 bool "Check for possible ESR exception bug"
199 default n
200 help
201 This option enables some checks that might expose some problems
202 in kernel.
203
204 Say N if you are unsure.
205
206endmenu
207
208endmenu
209
210menu "Executable file formats"
211
212source "fs/Kconfig.binfmt"
213
214endmenu
215
216source "net/Kconfig"
217
218source "drivers/Kconfig"
219
220source "fs/Kconfig"
221
222source "security/Kconfig"
223
224source "crypto/Kconfig"
225
226source "lib/Kconfig"
227
228menu "Kernel hacking"
229
230source "lib/Kconfig.debug"
231
232endmenu