Merge tag 'usb-4.16-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/gregkh/usb
[linux-2.6-block.git] / arch / mips / rb532 / gpio.c
CommitLineData
73b4390f
RB
1/*
2 * Miscellaneous functions for IDT EB434 board
3 *
4 * Copyright 2004 IDT Inc. (rischelp@idt.com)
5 * Copyright 2006 Phil Sutter <n0-1@freewrt.org>
6 * Copyright 2007 Florian Fainelli <florian@openwrt.org>
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by the
10 * Free Software Foundation; either version 2 of the License, or (at your
11 * option) any later version.
12 *
13 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
14 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
15 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
16 * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
17 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
18 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
19 * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
20 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
21 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
22 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
23 *
24 * You should have received a copy of the GNU General Public License along
25 * with this program; if not, write to the Free Software Foundation, Inc.,
26 * 675 Mass Ave, Cambridge, MA 02139, USA.
27 */
28
29#include <linux/kernel.h>
73b4390f
RB
30#include <linux/init.h>
31#include <linux/types.h>
cae39d13 32#include <linux/export.h>
73b4390f 33#include <linux/spinlock.h>
73b4390f 34#include <linux/platform_device.h>
41f6f8ec 35#include <linux/gpio/driver.h>
73b4390f
RB
36
37#include <asm/mach-rc32434/rb.h>
d888e25b
FF
38#include <asm/mach-rc32434/gpio.h>
39
40struct rb532_gpio_chip {
41 struct gpio_chip chip;
42 void __iomem *regbase;
d888e25b 43};
73b4390f 44
73b4390f
RB
45static struct resource rb532_gpio_reg0_res[] = {
46 {
70342287
RB
47 .name = "gpio_reg0",
48 .start = REGBASE + GPIOBASE,
49 .end = REGBASE + GPIOBASE + sizeof(struct rb532_gpio_reg) - 1,
50 .flags = IORESOURCE_MEM,
73b4390f
RB
51 }
52};
53
2e373952
PS
54/* rb532_set_bit - sanely set a bit
55 *
56 * bitval: new value for the bit
57 * offset: bit index in the 4 byte address range
58 * ioaddr: 4 byte aligned address being altered
59 */
60static inline void rb532_set_bit(unsigned bitval,
61 unsigned offset, void __iomem *ioaddr)
62{
63 unsigned long flags;
64 u32 val;
65
2e373952
PS
66 local_irq_save(flags);
67
68 val = readl(ioaddr);
5379a5fd
PS
69 val &= ~(!bitval << offset); /* unset bit if bitval == 0 */
70 val |= (!!bitval << offset); /* set bit if bitval == 1 */
2e373952
PS
71 writel(val, ioaddr);
72
73 local_irq_restore(flags);
74}
75
76/* rb532_get_bit - read a bit
77 *
78 * returns the boolean state of the bit, which may be > 1
79 */
80static inline int rb532_get_bit(unsigned offset, void __iomem *ioaddr)
81{
635c9907 82 return readl(ioaddr) & (1 << offset);
2e373952
PS
83}
84
d888e25b
FF
85/*
86 * Return GPIO level */
87static int rb532_gpio_get(struct gpio_chip *chip, unsigned offset)
73b4390f 88{
d888e25b
FF
89 struct rb532_gpio_chip *gpch;
90
41f6f8ec 91 gpch = gpiochip_get_data(chip);
8eb248fa 92 return !!rb532_get_bit(offset, gpch->regbase + GPIOD);
73b4390f 93}
73b4390f 94
d888e25b
FF
95/*
96 * Set output GPIO level
97 */
98static void rb532_gpio_set(struct gpio_chip *chip,
99 unsigned offset, int value)
73b4390f 100{
d888e25b 101 struct rb532_gpio_chip *gpch;
73b4390f 102
41f6f8ec 103 gpch = gpiochip_get_data(chip);
2e373952 104 rb532_set_bit(value, offset, gpch->regbase + GPIOD);
73b4390f 105}
73b4390f 106
d888e25b
FF
107/*
108 * Set GPIO direction to input
109 */
110static int rb532_gpio_direction_input(struct gpio_chip *chip, unsigned offset)
73b4390f 111{
d888e25b 112 struct rb532_gpio_chip *gpch;
73b4390f 113
41f6f8ec 114 gpch = gpiochip_get_data(chip);
73b4390f 115
33763d57
PS
116 /* disable alternate function in case it's set */
117 rb532_set_bit(0, offset, gpch->regbase + GPIOFUNC);
73b4390f 118
2e373952 119 rb532_set_bit(0, offset, gpch->regbase + GPIOCFG);
73b4390f
RB
120 return 0;
121}
73b4390f 122
d888e25b
FF
123/*
124 * Set GPIO direction to output
125 */
126static int rb532_gpio_direction_output(struct gpio_chip *chip,
127 unsigned offset, int value)
73b4390f 128{
d888e25b 129 struct rb532_gpio_chip *gpch;
d888e25b 130
41f6f8ec 131 gpch = gpiochip_get_data(chip);
d888e25b 132
33763d57
PS
133 /* disable alternate function in case it's set */
134 rb532_set_bit(0, offset, gpch->regbase + GPIOFUNC);
73b4390f 135
2e373952
PS
136 /* set the initial output value */
137 rb532_set_bit(value, offset, gpch->regbase + GPIOD);
138
139 rb532_set_bit(1, offset, gpch->regbase + GPIOCFG);
d888e25b 140 return 0;
73b4390f 141}
73b4390f 142
832f5dac
AB
143static int rb532_gpio_to_irq(struct gpio_chip *chip, unsigned gpio)
144{
145 return 8 + 4 * 32 + gpio;
146}
147
2e373952
PS
148static struct rb532_gpio_chip rb532_gpio_chip[] = {
149 [0] = {
150 .chip = {
151 .label = "gpio0",
152 .direction_input = rb532_gpio_direction_input,
153 .direction_output = rb532_gpio_direction_output,
154 .get = rb532_gpio_get,
155 .set = rb532_gpio_set,
832f5dac 156 .to_irq = rb532_gpio_to_irq,
2e373952
PS
157 .base = 0,
158 .ngpio = 32,
159 },
160 },
161};
73b4390f 162
d888e25b 163/*
2e373952 164 * Set GPIO interrupt level
d888e25b 165 */
2e373952 166void rb532_gpio_set_ilevel(int bit, unsigned gpio)
73b4390f 167{
2e373952 168 rb532_set_bit(bit, gpio, rb532_gpio_chip->regbase + GPIOILEVEL);
73b4390f 169}
2e373952 170EXPORT_SYMBOL(rb532_gpio_set_ilevel);
73b4390f 171
d888e25b 172/*
2e373952 173 * Set GPIO interrupt status
d888e25b 174 */
2e373952 175void rb532_gpio_set_istat(int bit, unsigned gpio)
73b4390f 176{
2e373952 177 rb532_set_bit(bit, gpio, rb532_gpio_chip->regbase + GPIOISTAT);
73b4390f 178}
2e373952 179EXPORT_SYMBOL(rb532_gpio_set_istat);
73b4390f 180
d888e25b 181/*
2e373952 182 * Configure GPIO alternate function
d888e25b 183 */
0fc6bc0d 184void rb532_gpio_set_func(unsigned gpio)
73b4390f 185{
0fc6bc0d 186 rb532_set_bit(1, gpio, rb532_gpio_chip->regbase + GPIOFUNC);
73b4390f 187}
0fc6bc0d 188EXPORT_SYMBOL(rb532_gpio_set_func);
d888e25b 189
73b4390f
RB
190int __init rb532_gpio_init(void)
191{
d888e25b 192 struct resource *r;
73b4390f 193
d888e25b 194 r = rb532_gpio_reg0_res;
3436830a 195 rb532_gpio_chip->regbase = ioremap_nocache(r->start, resource_size(r));
d888e25b
FF
196
197 if (!rb532_gpio_chip->regbase) {
73b4390f
RB
198 printk(KERN_ERR "rb532: cannot remap GPIO register 0\n");
199 return -ENXIO;
200 }
201
d888e25b 202 /* Register our GPIO chip */
41f6f8ec 203 gpiochip_add_data(&rb532_gpio_chip->chip, rb532_gpio_chip);
d888e25b 204
73b4390f
RB
205 return 0;
206}
207arch_initcall(rb532_gpio_init);