[linux-2.6-block.git] / arch / mips / pmc-sierra / yosemite / setup.c

/*
 *  Copyright (C) 2003 PMC-Sierra Inc.
 *  Author: Manish Lachwani (lachwani@pmc-sierra.com)
 *
 * Copyright (C) 2004 by Ralf Baechle (ralf@linux-mips.org)
 *
 *  This program is free software; you can redistribute  it and/or modify it
 *  under  the terms of  the GNU General  Public License as published by the
 *  Free Software Foundation;  either version 2 of the  License, or (at your
 *  option) any later version.
 *
 *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS'' AND   ANY  EXPRESS OR IMPLIED
 *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF
 *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN
 *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,
 *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF
 *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  You should have received a copy of the  GNU General Public License along
 *  with this program; if not, write  to the Free Software Foundation, Inc.,
 *  675 Mass Ave, Cambridge, MA 02139, USA.
 */
#include <linux/bcd.h>
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/types.h>
#include <linux/mm.h>
#include <linux/bootmem.h>
#include <linux/swap.h>
#include <linux/ioport.h>
#include <linux/sched.h>
#include <linux/interrupt.h>
#include <linux/timex.h>
#include <linux/termios.h>
#include <linux/tty.h>
#include <linux/serial.h>
#include <linux/serial_core.h>

#include <asm/time.h>
#include <asm/bootinfo.h>
#include <asm/page.h>
#include <asm/io.h>
#include <asm/irq.h>
#include <asm/processor.h>
#include <asm/ptrace.h>
#include <asm/reboot.h>
#include <asm/serial.h>
#include <asm/titan_dep.h>
#include <asm/m48t37.h>

#include "setup.h"

unsigned char titan_ge_mac_addr_base[6] = {
	// 0x00, 0x03, 0xcc, 0x1d, 0x22, 0x00
	0x00, 0xe0, 0x04, 0x00, 0x00, 0x21
};

unsigned long cpu_clock;
unsigned long yosemite_base;

static struct m48t37_rtc *m48t37_base;

void __init bus_error_init(void)
{
	/* Do nothing */
}


unsigned long m48t37y_get_time(void)
{
	unsigned int year, month, day, hour, min, sec;
	unsigned long flags;

	spin_lock_irqsave(&rtc_lock, flags);
	/* Stop the update to the time */
	m48t37_base->control = 0x40;

	year = BCD2BIN(m48t37_base->year);
	year += BCD2BIN(m48t37_base->century) * 100;

	month = BCD2BIN(m48t37_base->month);
	day = BCD2BIN(m48t37_base->date);
	hour = BCD2BIN(m48t37_base->hour);
	min = BCD2BIN(m48t37_base->min);
	sec = BCD2BIN(m48t37_base->sec);

	/* Start the update to the time again */
	m48t37_base->control = 0x00;
	spin_unlock_irqrestore(&rtc_lock, flags);

	return mktime(year, month, day, hour, min, sec);
}

int m48t37y_set_time(unsigned long sec)
{
	struct rtc_time tm;
	unsigned long flags;

	/* convert to a more useful format -- note months count from 0 */
	to_tm(sec, &tm);
	tm.tm_mon += 1;

	spin_lock_irqsave(&rtc_lock, flags);
	/* enable writing */
	m48t37_base->control = 0x80;

	/* year */
	m48t37_base->year = BIN2BCD(tm.tm_year % 100);
	m48t37_base->century = BIN2BCD(tm.tm_year / 100);

	/* month */
	m48t37_base->month = BIN2BCD(tm.tm_mon);

	/* day */
	m48t37_base->date = BIN2BCD(tm.tm_mday);

	/* hour/min/sec */
	m48t37_base->hour = BIN2BCD(tm.tm_hour);
	m48t37_base->min = BIN2BCD(tm.tm_min);
	m48t37_base->sec = BIN2BCD(tm.tm_sec);

	/* day of week -- not really used, but let's keep it up-to-date */
	m48t37_base->day = BIN2BCD(tm.tm_wday + 1);

	/* disable writing */
	m48t37_base->control = 0x00;
	spin_unlock_irqrestore(&rtc_lock, flags);

	return 0;
}

void yosemite_timer_setup(struct irqaction *irq)
{
	setup_irq(7, irq);
}

void yosemite_time_init(void)
{
	board_timer_setup = yosemite_timer_setup;
	mips_hpt_frequency = cpu_clock / 2;
mips_hpt_frequency = 33000000 * 3 * 5;
}

/* No other usable initialization hook than this ...  */
extern void (*late_time_init)(void);

unsigned long ocd_base;

EXPORT_SYMBOL(ocd_base);

/*
 * Common setup before any secondaries are started
 */

#define TITAN_UART_CLK		3686400
#define TITAN_SERIAL_BASE_BAUD	(TITAN_UART_CLK / 16)
#define TITAN_SERIAL_IRQ	4
#define TITAN_SERIAL_BASE	0xfd000008UL

static void __init py_map_ocd(void)
{
	ocd_base = (unsigned long) ioremap(OCD_BASE, OCD_SIZE);
	if (!ocd_base)
		panic("Mapping OCD failed - game over.  Your score is 0.");

	/* Kludge for PMON bug ... */
	OCD_WRITE(0x0710, 0x0ffff029);
}

static void __init py_uart_setup(void)
{
	struct uart_port up;

	/*
	 * Register to interrupt zero because we share the interrupt with
	 * the serial driver which we don't properly support yet.
	 */
	memset(&up, 0, sizeof(up));
	up.membase      = (unsigned char *) ioremap(TITAN_SERIAL_BASE, 8);
	up.irq          = TITAN_SERIAL_IRQ;
	up.uartclk      = TITAN_UART_CLK;
	up.regshift     = 0;
	up.iotype       = UPIO_MEM;
	up.flags        = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST;
	up.line         = 0;

	if (early_serial_setup(&up))
		printk(KERN_ERR "Early serial init of port 0 failed\n");
}

static void __init py_rtc_setup(void)
{
	m48t37_base = ioremap(YOSEMITE_RTC_BASE, YOSEMITE_RTC_SIZE);
	if (!m48t37_base)
		printk(KERN_ERR "Mapping the RTC failed\n");

	rtc_get_time = m48t37y_get_time;
	rtc_set_time = m48t37y_set_time;

	write_seqlock(&xtime_lock);
	xtime.tv_sec = m48t37y_get_time();
	xtime.tv_nsec = 0;

	set_normalized_timespec(&wall_to_monotonic,
	                        -xtime.tv_sec, -xtime.tv_nsec);
	write_sequnlock(&xtime_lock);
}

/* Not only time init but that's what the hook it's called through is named */
static void __init py_late_time_init(void)
{
	py_map_ocd();
	py_uart_setup();
	py_rtc_setup();
}

void __init plat_setup(void)
{
	board_time_init = yosemite_time_init;
	late_time_init = py_late_time_init;

	/* Add memory regions */
	add_memory_region(0x00000000, 0x10000000, BOOT_MEM_RAM);

#if 0 /* XXX Crash ...  */
	OCD_WRITE(RM9000x2_OCD_HTSC,
	          OCD_READ(RM9000x2_OCD_HTSC) | HYPERTRANSPORT_ENABLE);

	/* Set the BAR. Shifted mode */
	OCD_WRITE(RM9000x2_OCD_HTBAR0, HYPERTRANSPORT_BAR0_ADDR);
	OCD_WRITE(RM9000x2_OCD_HTMASK0, HYPERTRANSPORT_SIZE0);
#endif
}
Commit	Line	Data
1da177e4 LT	1	/*
	2	* Copyright (C) 2003 PMC-Sierra Inc.
	3	* Author: Manish Lachwani (lachwani@pmc-sierra.com)
	4	*
	5	* Copyright (C) 2004 by Ralf Baechle (ralf@linux-mips.org)
	6	*
	7	* This program is free software; you can redistribute it and/or modify it
	8	* under the terms of the GNU General Public License as published by the
	9	* Free Software Foundation; either version 2 of the License, or (at your
	10	* option) any later version.
	11	*
	12	* THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
	13	* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
	14	* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
	15	* NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
	16	* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
	17	* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
	18	* USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
	19	* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
	20	* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
	21	* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	22	*
	23	* You should have received a copy of the GNU General Public License along
	24	* with this program; if not, write to the Free Software Foundation, Inc.,
	25	* 675 Mass Ave, Cambridge, MA 02139, USA.
	26	*/
	27	#include <linux/bcd.h>
	28	#include <linux/init.h>
	29	#include <linux/kernel.h>
	30	#include <linux/types.h>
	31	#include <linux/mm.h>
	32	#include <linux/bootmem.h>
	33	#include <linux/swap.h>
	34	#include <linux/ioport.h>
	35	#include <linux/sched.h>
	36	#include <linux/interrupt.h>
	37	#include <linux/timex.h>
	38	#include <linux/termios.h>
	39	#include <linux/tty.h>
	40	#include <linux/serial.h>
	41	#include <linux/serial_core.h>
	42
	43	#include <asm/time.h>
	44	#include <asm/bootinfo.h>
	45	#include <asm/page.h>
	46	#include <asm/io.h>
	47	#include <asm/irq.h>
	48	#include <asm/processor.h>
	49	#include <asm/ptrace.h>
	50	#include <asm/reboot.h>
	51	#include <asm/serial.h>
	52	#include <asm/titan_dep.h>
	53	#include <asm/m48t37.h>
	54
	55	#include "setup.h"
	56
	57	unsigned char titan_ge_mac_addr_base[6] = {
	58	// 0x00, 0x03, 0xcc, 0x1d, 0x22, 0x00
	59	0x00, 0xe0, 0x04, 0x00, 0x00, 0x21
	60	};
	61
	62	unsigned long cpu_clock;
	63	unsigned long yosemite_base;
	64
65	static struct m48t37_rtc *m48t37_base;
66
67	void __init bus_error_init(void)
68	{
69	/* Do nothing */
70	}
71
72
73	unsigned long m48t37y_get_time(void)
74	{
75	unsigned int year, month, day, hour, min, sec;
53c2df2f	76	unsigned long flags;
1da177e4	77
53c2df2f	78	spin_lock_irqsave(&rtc_lock, flags);
1da177e4 LT	79	/* Stop the update to the time */
	80	m48t37_base->control = 0x40;
	81
	82	year = BCD2BIN(m48t37_base->year);
	83	year += BCD2BIN(m48t37_base->century) * 100;
	84
	85	month = BCD2BIN(m48t37_base->month);
	86	day = BCD2BIN(m48t37_base->date);
	87	hour = BCD2BIN(m48t37_base->hour);
	88	min = BCD2BIN(m48t37_base->min);
	89	sec = BCD2BIN(m48t37_base->sec);
	90
	91	/* Start the update to the time again */
	92	m48t37_base->control = 0x00;
53c2df2f	93	spin_unlock_irqrestore(&rtc_lock, flags);
1da177e4 LT	94
	95	return mktime(year, month, day, hour, min, sec);
	96	}
	97
	98	int m48t37y_set_time(unsigned long sec)
	99	{
	100	struct rtc_time tm;
53c2df2f	101	unsigned long flags;
1da177e4 LT	102
	103	/* convert to a more useful format -- note months count from 0 */
	104	to_tm(sec, &tm);
	105	tm.tm_mon += 1;
	106
53c2df2f	107	spin_lock_irqsave(&rtc_lock, flags);
1da177e4 LT	108	/* enable writing */
	109	m48t37_base->control = 0x80;
	110
	111	/* year */
	112	m48t37_base->year = BIN2BCD(tm.tm_year % 100);
	113	m48t37_base->century = BIN2BCD(tm.tm_year / 100);
	114
	115	/* month */
	116	m48t37_base->month = BIN2BCD(tm.tm_mon);
	117
	118	/* day */
	119	m48t37_base->date = BIN2BCD(tm.tm_mday);
	120
	121	/* hour/min/sec */
	122	m48t37_base->hour = BIN2BCD(tm.tm_hour);
	123	m48t37_base->min = BIN2BCD(tm.tm_min);
	124	m48t37_base->sec = BIN2BCD(tm.tm_sec);
	125
	126	/* day of week -- not really used, but let's keep it up-to-date */
	127	m48t37_base->day = BIN2BCD(tm.tm_wday + 1);
	128
	129	/* disable writing */
	130	m48t37_base->control = 0x00;
53c2df2f	131	spin_unlock_irqrestore(&rtc_lock, flags);
1da177e4 LT	132
	133	return 0;
	134	}
	135
	136	void yosemite_timer_setup(struct irqaction *irq)
	137	{
	138	setup_irq(7, irq);
	139	}
	140
	141	void yosemite_time_init(void)
	142	{
	143	board_timer_setup = yosemite_timer_setup;
	144	mips_hpt_frequency = cpu_clock / 2;
	145	mips_hpt_frequency = 33000000 * 3 * 5;
	146	}
	147
	148	/* No other usable initialization hook than this ... */
	149	extern void (*late_time_init)(void);
	150
	151	unsigned long ocd_base;
	152
	153	EXPORT_SYMBOL(ocd_base);
	154
	155	/*
	156	* Common setup before any secondaries are started
	157	*/
	158
	159	#define TITAN_UART_CLK 3686400
	160	#define TITAN_SERIAL_BASE_BAUD (TITAN_UART_CLK / 16)
	161	#define TITAN_SERIAL_IRQ 4
	162	#define TITAN_SERIAL_BASE 0xfd000008UL
	163
	164	static void __init py_map_ocd(void)
	165	{
	166	ocd_base = (unsigned long) ioremap(OCD_BASE, OCD_SIZE);
	167	if (!ocd_base)
	168	panic("Mapping OCD failed - game over. Your score is 0.");
	169
	170	/* Kludge for PMON bug ... */
	171	OCD_WRITE(0x0710, 0x0ffff029);
	172	}
	173
	174	static void __init py_uart_setup(void)
	175	{
	176	struct uart_port up;
	177
	178	/*
	179	* Register to interrupt zero because we share the interrupt with
	180	* the serial driver which we don't properly support yet.
	181	*/
	182	memset(&up, 0, sizeof(up));
	183	up.membase = (unsigned char *) ioremap(TITAN_SERIAL_BASE, 8);
	184	up.irq = TITAN_SERIAL_IRQ;
	185	up.uartclk = TITAN_UART_CLK;
	186	up.regshift = 0;
	187	up.iotype = UPIO_MEM;
59a675b2	188	up.flags = UPF_BOOT_AUTOCONF \| UPF_SKIP_TEST;
1da177e4 LT	189	up.line = 0;
	190
	191	if (early_serial_setup(&up))
	192	printk(KERN_ERR "Early serial init of port 0 failed\n");
	193	}
	194
	195	static void __init py_rtc_setup(void)
	196	{
	197	m48t37_base = ioremap(YOSEMITE_RTC_BASE, YOSEMITE_RTC_SIZE);
	198	if (!m48t37_base)
	199	printk(KERN_ERR "Mapping the RTC failed\n");
	200
	201	rtc_get_time = m48t37y_get_time;
	202	rtc_set_time = m48t37y_set_time;
	203
	204	write_seqlock(&xtime_lock);
	205	xtime.tv_sec = m48t37y_get_time();
	206	xtime.tv_nsec = 0;
	207
	208	set_normalized_timespec(&wall_to_monotonic,
	209	-xtime.tv_sec, -xtime.tv_nsec);
	210	write_sequnlock(&xtime_lock);
	211	}
	212
	213	/* Not only time init but that's what the hook it's called through is named */
	214	static void __init py_late_time_init(void)
	215	{
	216	py_map_ocd();
	217	py_uart_setup();
	218	py_rtc_setup();
	219	}
	220
c83cfc9c	221	void __init plat_setup(void)
1da177e4 LT	222	{
	223	board_time_init = yosemite_time_init;
	224	late_time_init = py_late_time_init;
	225
	226	/* Add memory regions */
	227	add_memory_region(0x00000000, 0x10000000, BOOT_MEM_RAM);
	228
	229	#if 0 /* XXX Crash ... */
	230	OCD_WRITE(RM9000x2_OCD_HTSC,
	231	OCD_READ(RM9000x2_OCD_HTSC) \| HYPERTRANSPORT_ENABLE);
	232
	233	/* Set the BAR. Shifted mode */
	234	OCD_WRITE(RM9000x2_OCD_HTBAR0, HYPERTRANSPORT_BAR0_ADDR);
	235	OCD_WRITE(RM9000x2_OCD_HTMASK0, HYPERTRANSPORT_SIZE0);
	236	#endif
1da177e4	237	}