Commit | Line | Data |
---|---|---|
9869848d LPC |
1 | /* |
2 | * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> | |
3 | * JZ4740 platform IRQ support | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or modify it | |
70342287 | 6 | * under the terms of the GNU General Public License as published by the |
9869848d LPC |
7 | * Free Software Foundation; either version 2 of the License, or (at your |
8 | * option) any later version. | |
9 | * | |
10 | * You should have received a copy of the GNU General Public License along | |
11 | * with this program; if not, write to the Free Software Foundation, Inc., | |
12 | * 675 Mass Ave, Cambridge, MA 02139, USA. | |
13 | * | |
14 | */ | |
15 | ||
16 | #include <linux/errno.h> | |
17 | #include <linux/init.h> | |
18 | #include <linux/types.h> | |
19 | #include <linux/interrupt.h> | |
20 | #include <linux/ioport.h> | |
3aa94590 | 21 | #include <linux/of_address.h> |
adbdce77 | 22 | #include <linux/of_irq.h> |
9869848d LPC |
23 | #include <linux/timex.h> |
24 | #include <linux/slab.h> | |
25 | #include <linux/delay.h> | |
26 | ||
9869848d | 27 | #include <asm/io.h> |
942e22df BN |
28 | #include <asm/mach-jz4740/irq.h> |
29 | ||
30 | #include "irq.h" | |
9869848d | 31 | |
adbdce77 PB |
32 | #include "../../drivers/irqchip/irqchip.h" |
33 | ||
fe778ece PB |
34 | struct ingenic_intc_data { |
35 | void __iomem *base; | |
943d69c6 | 36 | unsigned num_chips; |
fe778ece | 37 | }; |
9869848d LPC |
38 | |
39 | #define JZ_REG_INTC_STATUS 0x00 | |
40 | #define JZ_REG_INTC_MASK 0x04 | |
41 | #define JZ_REG_INTC_SET_MASK 0x08 | |
42 | #define JZ_REG_INTC_CLEAR_MASK 0x0c | |
43 | #define JZ_REG_INTC_PENDING 0x10 | |
943d69c6 | 44 | #define CHIP_SIZE 0x20 |
9869848d | 45 | |
2da01884 | 46 | static irqreturn_t intc_cascade(int irq, void *data) |
9869848d | 47 | { |
fe778ece | 48 | struct ingenic_intc_data *intc = irq_get_handler_data(irq); |
83bc7692 | 49 | uint32_t irq_reg; |
943d69c6 | 50 | unsigned i; |
9869848d | 51 | |
943d69c6 PB |
52 | for (i = 0; i < intc->num_chips; i++) { |
53 | irq_reg = readl(intc->base + (i * CHIP_SIZE) + | |
54 | JZ_REG_INTC_PENDING); | |
55 | if (!irq_reg) | |
56 | continue; | |
9869848d | 57 | |
943d69c6 PB |
58 | generic_handle_irq(__fls(irq_reg) + (i * 32) + JZ4740_IRQ_BASE); |
59 | } | |
83bc7692 LPC |
60 | |
61 | return IRQ_HANDLED; | |
42b64f38 TG |
62 | } |
63 | ||
2da01884 | 64 | static void intc_irq_set_mask(struct irq_chip_generic *gc, uint32_t mask) |
9869848d | 65 | { |
83bc7692 | 66 | struct irq_chip_regs *regs = &gc->chip_types->regs; |
9869848d | 67 | |
83bc7692 LPC |
68 | writel(mask, gc->reg_base + regs->enable); |
69 | writel(~mask, gc->reg_base + regs->disable); | |
9869848d LPC |
70 | } |
71 | ||
2da01884 | 72 | void ingenic_intc_irq_suspend(struct irq_data *data) |
9869848d | 73 | { |
83bc7692 | 74 | struct irq_chip_generic *gc = irq_data_get_irq_chip_data(data); |
2da01884 | 75 | intc_irq_set_mask(gc, gc->wake_active); |
83bc7692 | 76 | } |
9869848d | 77 | |
2da01884 | 78 | void ingenic_intc_irq_resume(struct irq_data *data) |
83bc7692 LPC |
79 | { |
80 | struct irq_chip_generic *gc = irq_data_get_irq_chip_data(data); | |
2da01884 | 81 | intc_irq_set_mask(gc, gc->mask_cache); |
9869848d LPC |
82 | } |
83 | ||
2da01884 PB |
84 | static struct irqaction intc_cascade_action = { |
85 | .handler = intc_cascade, | |
86 | .name = "SoC intc cascade interrupt", | |
9869848d LPC |
87 | }; |
88 | ||
943d69c6 PB |
89 | static int __init ingenic_intc_of_init(struct device_node *node, |
90 | unsigned num_chips) | |
9869848d | 91 | { |
fe778ece | 92 | struct ingenic_intc_data *intc; |
83bc7692 LPC |
93 | struct irq_chip_generic *gc; |
94 | struct irq_chip_type *ct; | |
638c8851 | 95 | struct irq_domain *domain; |
fe778ece | 96 | int parent_irq, err = 0; |
943d69c6 | 97 | unsigned i; |
fe778ece PB |
98 | |
99 | intc = kzalloc(sizeof(*intc), GFP_KERNEL); | |
100 | if (!intc) { | |
101 | err = -ENOMEM; | |
102 | goto out_err; | |
103 | } | |
69ce4b22 PB |
104 | |
105 | parent_irq = irq_of_parse_and_map(node, 0); | |
fe778ece PB |
106 | if (!parent_irq) { |
107 | err = -EINVAL; | |
108 | goto out_free; | |
109 | } | |
83bc7692 | 110 | |
fe778ece PB |
111 | err = irq_set_handler_data(parent_irq, intc); |
112 | if (err) | |
113 | goto out_unmap_irq; | |
114 | ||
943d69c6 | 115 | intc->num_chips = num_chips; |
3aa94590 PB |
116 | intc->base = of_iomap(node, 0); |
117 | if (!intc->base) { | |
118 | err = -ENODEV; | |
119 | goto out_unmap_irq; | |
120 | } | |
9869848d | 121 | |
943d69c6 PB |
122 | for (i = 0; i < num_chips; i++) { |
123 | /* Mask all irqs */ | |
124 | writel(0xffffffff, intc->base + (i * CHIP_SIZE) + | |
125 | JZ_REG_INTC_SET_MASK); | |
126 | ||
127 | gc = irq_alloc_generic_chip("INTC", 1, | |
128 | JZ4740_IRQ_BASE + (i * 32), | |
129 | intc->base + (i * CHIP_SIZE), | |
130 | handle_level_irq); | |
131 | ||
132 | gc->wake_enabled = IRQ_MSK(32); | |
133 | ||
134 | ct = gc->chip_types; | |
135 | ct->regs.enable = JZ_REG_INTC_CLEAR_MASK; | |
136 | ct->regs.disable = JZ_REG_INTC_SET_MASK; | |
137 | ct->chip.irq_unmask = irq_gc_unmask_enable_reg; | |
138 | ct->chip.irq_mask = irq_gc_mask_disable_reg; | |
139 | ct->chip.irq_mask_ack = irq_gc_mask_disable_reg; | |
140 | ct->chip.irq_set_wake = irq_gc_set_wake; | |
2da01884 PB |
141 | ct->chip.irq_suspend = ingenic_intc_irq_suspend; |
142 | ct->chip.irq_resume = ingenic_intc_irq_resume; | |
943d69c6 PB |
143 | |
144 | irq_setup_generic_chip(gc, IRQ_MSK(32), 0, 0, | |
145 | IRQ_NOPROBE | IRQ_LEVEL); | |
146 | } | |
9869848d | 147 | |
638c8851 PB |
148 | domain = irq_domain_add_legacy(node, num_chips * 32, JZ4740_IRQ_BASE, 0, |
149 | &irq_domain_simple_ops, NULL); | |
150 | if (!domain) | |
151 | pr_warn("unable to register IRQ domain\n"); | |
152 | ||
2da01884 | 153 | setup_irq(parent_irq, &intc_cascade_action); |
adbdce77 | 154 | return 0; |
fe778ece PB |
155 | |
156 | out_unmap_irq: | |
157 | irq_dispose_mapping(parent_irq); | |
158 | out_free: | |
159 | kfree(intc); | |
160 | out_err: | |
161 | return err; | |
9869848d | 162 | } |
943d69c6 PB |
163 | |
164 | static int __init intc_1chip_of_init(struct device_node *node, | |
165 | struct device_node *parent) | |
166 | { | |
167 | return ingenic_intc_of_init(node, 1); | |
168 | } | |
169 | IRQCHIP_DECLARE(jz4740_intc, "ingenic,jz4740-intc", intc_1chip_of_init); | |
24ccfa06 PB |
170 | |
171 | static int __init intc_2chip_of_init(struct device_node *node, | |
172 | struct device_node *parent) | |
173 | { | |
174 | return ingenic_intc_of_init(node, 2); | |
175 | } | |
176 | IRQCHIP_DECLARE(jz4770_intc, "ingenic,jz4770-intc", intc_2chip_of_init); | |
177 | IRQCHIP_DECLARE(jz4775_intc, "ingenic,jz4775-intc", intc_2chip_of_init); | |
178 | IRQCHIP_DECLARE(jz4780_intc, "ingenic,jz4780-intc", intc_2chip_of_init); |