License cleanup: add SPDX GPL-2.0 license identifier to files with no license
[linux-block.git] / arch / mips / include / asm / mach-loongson64 / boot_param.h
CommitLineData
b2441318 1/* SPDX-License-Identifier: GPL-2.0 */
30ad29bb
HC
2#ifndef __ASM_MACH_LOONGSON64_BOOT_PARAM_H_
3#define __ASM_MACH_LOONGSON64_BOOT_PARAM_H_
1a08f152
HC
4
5#define SYSTEM_RAM_LOW 1
6#define SYSTEM_RAM_HIGH 2
7#define MEM_RESERVED 3
8#define PCI_IO 4
9#define PCI_MEM 5
10#define LOONGSON_CFG_REG 6
11#define VIDEO_ROM 7
12#define ADAPTER_ROM 8
13#define ACPI_TABLE 9
3adeb256
HC
14#define SMBIOS_TABLE 10
15#define MAX_MEMORY_TYPE 11
1a08f152
HC
16
17#define LOONGSON3_BOOT_MEM_MAP_MAX 128
18struct efi_memory_map_loongson {
19 u16 vers; /* version of efi_memory_map */
20 u32 nr_map; /* number of memory_maps */
21 u32 mem_freq; /* memory frequence */
22 struct mem_map {
23 u32 node_id; /* node_id which memory attached to */
24 u32 mem_type; /* system memory, pci memory, pci io, etc. */
25 u64 mem_start; /* memory map start address */
26 u32 mem_size; /* each memory_map size, not the total size */
27 } map[LOONGSON3_BOOT_MEM_MAP_MAX];
28} __packed;
29
30enum loongson_cpu_type {
b9c4dc2c
HC
31 Legacy_2E = 0x0,
32 Legacy_2F = 0x1,
33 Legacy_3A = 0x2,
34 Legacy_3B = 0x3,
35 Legacy_1A = 0x4,
36 Legacy_1B = 0x5,
37 Legacy_2G = 0x6,
38 Legacy_2H = 0x7,
39 Loongson_1A = 0x100,
40 Loongson_1B = 0x101,
41 Loongson_2E = 0x200,
42 Loongson_2F = 0x201,
43 Loongson_2G = 0x202,
44 Loongson_2H = 0x203,
45 Loongson_3A = 0x300,
46 Loongson_3B = 0x301
1a08f152
HC
47};
48
49/*
50 * Capability and feature descriptor structure for MIPS CPU
51 */
52struct efi_cpuinfo_loongson {
53 u16 vers; /* version of efi_cpuinfo_loongson */
54 u32 processor_id; /* PRID, e.g. 6305, 6306 */
55 u32 cputype; /* Loongson_3A/3B, etc. */
56 u32 total_node; /* num of total numa nodes */
ec0f8d3f
HC
57 u16 cpu_startup_core_id; /* Boot core id */
58 u16 reserved_cores_mask;
1a08f152
HC
59 u32 cpu_clock_freq; /* cpu_clock */
60 u32 nr_cpus;
61} __packed;
62
3adeb256
HC
63#define MAX_UARTS 64
64struct uart_device {
65 u32 iotype; /* see include/linux/serial_core.h */
66 u32 uartclk;
67 u32 int_offset;
68 u64 uart_base;
69} __packed;
70
71#define MAX_SENSORS 64
72#define SENSOR_TEMPER 0x00000001
73#define SENSOR_VOLTAGE 0x00000002
74#define SENSOR_FAN 0x00000004
75struct sensor_device {
76 char name[32]; /* a formal name */
77 char label[64]; /* a flexible description */
78 u32 type; /* SENSOR_* */
79 u32 id; /* instance id of a sensor-class */
80 u32 fan_policy; /* see loongson_hwmon.h */
81 u32 fan_percent;/* only for constant speed policy */
82 u64 base_addr; /* base address of device registers */
83} __packed;
84
1a08f152
HC
85struct system_loongson {
86 u16 vers; /* version of system_loongson */
87 u32 ccnuma_smp; /* 0: no numa; 1: has numa */
88 u32 sing_double_channel; /* 1:single; 2:double */
3adeb256
HC
89 u32 nr_uarts;
90 struct uart_device uarts[MAX_UARTS];
91 u32 nr_sensors;
92 struct sensor_device sensors[MAX_SENSORS];
93 char has_ec;
94 char ec_name[32];
95 u64 ec_base_addr;
96 char has_tcm;
97 char tcm_name[32];
98 u64 tcm_base_addr;
99 u64 workarounds; /* see workarounds.h */
1a08f152
HC
100} __packed;
101
102struct irq_source_routing_table {
103 u16 vers;
104 u16 size;
105 u16 rtr_bus;
106 u16 rtr_devfn;
107 u32 vendor;
108 u32 device;
109 u32 PIC_type; /* conform use HT or PCI to route to CPU-PIC */
110 u64 ht_int_bit; /* 3A: 1<<24; 3B: 1<<16 */
111 u64 ht_enable; /* irqs used in this PIC */
112 u32 node_id; /* node id: 0x0-0; 0x1-1; 0x10-2; 0x11-3 */
113 u64 pci_mem_start_addr;
114 u64 pci_mem_end_addr;
115 u64 pci_io_start_addr;
116 u64 pci_io_end_addr;
117 u64 pci_config_addr;
118 u32 dma_mask_bits;
119} __packed;
120
121struct interface_info {
122 u16 vers; /* version of the specificition */
123 u16 size;
124 u8 flag;
125 char description[64];
126} __packed;
127
128#define MAX_RESOURCE_NUMBER 128
129struct resource_loongson {
130 u64 start; /* resource start address */
131 u64 end; /* resource end address */
132 char name[64];
133 u32 flags;
134};
135
136struct archdev_data {}; /* arch specific additions */
137
138struct board_devices {
139 char name[64]; /* hold the device name */
140 u32 num_resources; /* number of device_resource */
141 /* for each device's resource */
142 struct resource_loongson resource[MAX_RESOURCE_NUMBER];
143 /* arch specific additions */
144 struct archdev_data archdata;
145};
146
147struct loongson_special_attribute {
148 u16 vers; /* version of this special */
149 char special_name[64]; /* special_atribute_name */
150 u32 loongson_special_type; /* type of special device */
151 /* for each device's resource */
152 struct resource_loongson resource[MAX_RESOURCE_NUMBER];
153};
154
155struct loongson_params {
156 u64 memory_offset; /* efi_memory_map_loongson struct offset */
157 u64 cpu_offset; /* efi_cpuinfo_loongson struct offset */
158 u64 system_offset; /* system_loongson struct offset */
159 u64 irq_offset; /* irq_source_routing_table struct offset */
160 u64 interface_offset; /* interface_info struct offset */
161 u64 special_offset; /* loongson_special_attribute struct offset */
162 u64 boarddev_table_offset; /* board_devices offset */
163};
164
165struct smbios_tables {
166 u16 vers; /* version of smbios */
167 u64 vga_bios; /* vga_bios address */
168 struct loongson_params lp;
169};
170
171struct efi_reset_system_t {
172 u64 ResetCold;
173 u64 ResetWarm;
174 u64 ResetType;
175 u64 Shutdown;
176 u64 DoSuspend; /* NULL if not support */
177};
178
179struct efi_loongson {
180 u64 mps; /* MPS table */
181 u64 acpi; /* ACPI table (IA64 ext 0.71) */
182 u64 acpi20; /* ACPI table (ACPI 2.0) */
183 struct smbios_tables smbios; /* SM BIOS table */
184 u64 sal_systab; /* SAL system table */
185 u64 boot_info; /* boot info table */
186};
187
188struct boot_params {
189 struct efi_loongson efi;
190 struct efi_reset_system_t reset_system;
191};
192
193struct loongson_system_configuration {
194 u32 nr_cpus;
c4617318
HC
195 u32 nr_nodes;
196 int cores_per_node;
197 int cores_per_package;
ec0f8d3f
HC
198 u16 boot_cpu_id;
199 u16 reserved_cpus_mask;
1a08f152
HC
200 enum loongson_cpu_type cputype;
201 u64 ht_control_base;
202 u64 pci_mem_start_addr;
203 u64 pci_mem_end_addr;
204 u64 pci_io_base;
205 u64 restart_addr;
206 u64 poweroff_addr;
207 u64 suspend_addr;
208 u64 vgabios_addr;
209 u32 dma_mask_bits;
3adeb256
HC
210 char ecname[32];
211 u32 nr_uarts;
212 struct uart_device uarts[MAX_UARTS];
213 u32 nr_sensors;
214 struct sensor_device sensors[MAX_SENSORS];
215 u64 workarounds;
1a08f152
HC
216};
217
218extern struct efi_memory_map_loongson *loongson_memmap;
219extern struct loongson_system_configuration loongson_sysconf;
3adeb256 220
1a08f152 221#endif