Commit | Line | Data |
---|---|---|
740765ce SL |
1 | /* |
2 | * This file is subject to the terms and conditions of the GNU General Public | |
3 | * License. See the file "COPYING" in the main directory of this archive | |
4 | * for more details. | |
5 | * | |
6 | * Copyright (C) 2012 MIPS Technologies, Inc. All rights reserved. | |
7 | * Authors: Sanjay Lal <sanjayl@kymasys.com> | |
8 | */ | |
9 | ||
10 | #ifndef __MIPS_KVM_HOST_H__ | |
11 | #define __MIPS_KVM_HOST_H__ | |
12 | ||
13 | #include <linux/mutex.h> | |
14 | #include <linux/hrtimer.h> | |
15 | #include <linux/interrupt.h> | |
16 | #include <linux/types.h> | |
17 | #include <linux/kvm.h> | |
18 | #include <linux/kvm_types.h> | |
19 | #include <linux/threads.h> | |
20 | #include <linux/spinlock.h> | |
21 | ||
48a3c4e4 JH |
22 | /* MIPS KVM register ids */ |
23 | #define MIPS_CP0_32(_R, _S) \ | |
7bd4acec | 24 | (KVM_REG_MIPS_CP0 | KVM_REG_SIZE_U32 | (8 * (_R) + (_S))) |
48a3c4e4 JH |
25 | |
26 | #define MIPS_CP0_64(_R, _S) \ | |
7bd4acec | 27 | (KVM_REG_MIPS_CP0 | KVM_REG_SIZE_U64 | (8 * (_R) + (_S))) |
48a3c4e4 JH |
28 | |
29 | #define KVM_REG_MIPS_CP0_INDEX MIPS_CP0_32(0, 0) | |
30 | #define KVM_REG_MIPS_CP0_ENTRYLO0 MIPS_CP0_64(2, 0) | |
31 | #define KVM_REG_MIPS_CP0_ENTRYLO1 MIPS_CP0_64(3, 0) | |
32 | #define KVM_REG_MIPS_CP0_CONTEXT MIPS_CP0_64(4, 0) | |
33 | #define KVM_REG_MIPS_CP0_USERLOCAL MIPS_CP0_64(4, 2) | |
34 | #define KVM_REG_MIPS_CP0_PAGEMASK MIPS_CP0_32(5, 0) | |
35 | #define KVM_REG_MIPS_CP0_PAGEGRAIN MIPS_CP0_32(5, 1) | |
36 | #define KVM_REG_MIPS_CP0_WIRED MIPS_CP0_32(6, 0) | |
37 | #define KVM_REG_MIPS_CP0_HWRENA MIPS_CP0_32(7, 0) | |
38 | #define KVM_REG_MIPS_CP0_BADVADDR MIPS_CP0_64(8, 0) | |
39 | #define KVM_REG_MIPS_CP0_COUNT MIPS_CP0_32(9, 0) | |
40 | #define KVM_REG_MIPS_CP0_ENTRYHI MIPS_CP0_64(10, 0) | |
41 | #define KVM_REG_MIPS_CP0_COMPARE MIPS_CP0_32(11, 0) | |
42 | #define KVM_REG_MIPS_CP0_STATUS MIPS_CP0_32(12, 0) | |
43 | #define KVM_REG_MIPS_CP0_CAUSE MIPS_CP0_32(13, 0) | |
44 | #define KVM_REG_MIPS_CP0_EPC MIPS_CP0_64(14, 0) | |
1068eaaf | 45 | #define KVM_REG_MIPS_CP0_PRID MIPS_CP0_32(15, 0) |
48a3c4e4 JH |
46 | #define KVM_REG_MIPS_CP0_EBASE MIPS_CP0_64(15, 1) |
47 | #define KVM_REG_MIPS_CP0_CONFIG MIPS_CP0_32(16, 0) | |
48 | #define KVM_REG_MIPS_CP0_CONFIG1 MIPS_CP0_32(16, 1) | |
49 | #define KVM_REG_MIPS_CP0_CONFIG2 MIPS_CP0_32(16, 2) | |
50 | #define KVM_REG_MIPS_CP0_CONFIG3 MIPS_CP0_32(16, 3) | |
c771607a JH |
51 | #define KVM_REG_MIPS_CP0_CONFIG4 MIPS_CP0_32(16, 4) |
52 | #define KVM_REG_MIPS_CP0_CONFIG5 MIPS_CP0_32(16, 5) | |
48a3c4e4 JH |
53 | #define KVM_REG_MIPS_CP0_CONFIG7 MIPS_CP0_32(16, 7) |
54 | #define KVM_REG_MIPS_CP0_XCONTEXT MIPS_CP0_64(20, 0) | |
55 | #define KVM_REG_MIPS_CP0_ERROREPC MIPS_CP0_64(30, 0) | |
56 | ||
740765ce SL |
57 | |
58 | #define KVM_MAX_VCPUS 1 | |
59 | #define KVM_USER_MEM_SLOTS 8 | |
60 | /* memory slots that does not exposed to userspace */ | |
61 | #define KVM_PRIVATE_MEM_SLOTS 0 | |
62 | ||
63 | #define KVM_COALESCED_MMIO_PAGE_OFFSET 1 | |
64 | ||
740765ce SL |
65 | |
66 | ||
67 | /* Special address that contains the comm page, used for reducing # of traps */ | |
22027945 | 68 | #define KVM_GUEST_COMMPAGE_ADDR 0x0 |
740765ce SL |
69 | |
70 | #define KVM_GUEST_KERNEL_MODE(vcpu) ((kvm_read_c0_guest_status(vcpu->arch.cop0) & (ST0_EXL | ST0_ERL)) || \ | |
71 | ((kvm_read_c0_guest_status(vcpu->arch.cop0) & KSU_USER) == 0)) | |
72 | ||
22027945 JH |
73 | #define KVM_GUEST_KUSEG 0x00000000UL |
74 | #define KVM_GUEST_KSEG0 0x40000000UL | |
75 | #define KVM_GUEST_KSEG23 0x60000000UL | |
76 | #define KVM_GUEST_KSEGX(a) ((_ACAST32_(a)) & 0x60000000) | |
77 | #define KVM_GUEST_CPHYSADDR(a) ((_ACAST32_(a)) & 0x1fffffff) | |
740765ce SL |
78 | |
79 | #define KVM_GUEST_CKSEG0ADDR(a) (KVM_GUEST_CPHYSADDR(a) | KVM_GUEST_KSEG0) | |
80 | #define KVM_GUEST_CKSEG1ADDR(a) (KVM_GUEST_CPHYSADDR(a) | KVM_GUEST_KSEG1) | |
81 | #define KVM_GUEST_CKSEG23ADDR(a) (KVM_GUEST_CPHYSADDR(a) | KVM_GUEST_KSEG23) | |
82 | ||
83 | /* | |
84 | * Map an address to a certain kernel segment | |
85 | */ | |
86 | #define KVM_GUEST_KSEG0ADDR(a) (KVM_GUEST_CPHYSADDR(a) | KVM_GUEST_KSEG0) | |
87 | #define KVM_GUEST_KSEG1ADDR(a) (KVM_GUEST_CPHYSADDR(a) | KVM_GUEST_KSEG1) | |
88 | #define KVM_GUEST_KSEG23ADDR(a) (KVM_GUEST_CPHYSADDR(a) | KVM_GUEST_KSEG23) | |
89 | ||
22027945 JH |
90 | #define KVM_INVALID_PAGE 0xdeadbeef |
91 | #define KVM_INVALID_INST 0xdeadbeef | |
92 | #define KVM_INVALID_ADDR 0xdeadbeef | |
740765ce | 93 | |
22027945 | 94 | #define KVM_MALTA_GUEST_RTC_ADDR 0xb8000070UL |
740765ce | 95 | |
22027945 JH |
96 | #define GUEST_TICKS_PER_JIFFY (40000000/HZ) |
97 | #define MS_TO_NS(x) (x * 1E6L) | |
740765ce | 98 | |
22027945 JH |
99 | #define CAUSEB_DC 27 |
100 | #define CAUSEF_DC (_ULCAST_(1) << 27) | |
740765ce | 101 | |
740765ce SL |
102 | extern atomic_t kvm_mips_instance; |
103 | extern pfn_t(*kvm_mips_gfn_to_pfn) (struct kvm *kvm, gfn_t gfn); | |
104 | extern void (*kvm_mips_release_pfn_clean) (pfn_t pfn); | |
105 | extern bool(*kvm_mips_is_error_pfn) (pfn_t pfn); | |
106 | ||
107 | struct kvm_vm_stat { | |
108 | u32 remote_tlb_flush; | |
109 | }; | |
110 | ||
111 | struct kvm_vcpu_stat { | |
112 | u32 wait_exits; | |
113 | u32 cache_exits; | |
114 | u32 signal_exits; | |
115 | u32 int_exits; | |
116 | u32 cop_unusable_exits; | |
117 | u32 tlbmod_exits; | |
118 | u32 tlbmiss_ld_exits; | |
119 | u32 tlbmiss_st_exits; | |
120 | u32 addrerr_st_exits; | |
121 | u32 addrerr_ld_exits; | |
122 | u32 syscall_exits; | |
123 | u32 resvd_inst_exits; | |
124 | u32 break_inst_exits; | |
0a560427 | 125 | u32 trap_inst_exits; |
740765ce | 126 | u32 flush_dcache_exits; |
f7819512 | 127 | u32 halt_successful_poll; |
740765ce SL |
128 | u32 halt_wakeup; |
129 | }; | |
130 | ||
131 | enum kvm_mips_exit_types { | |
132 | WAIT_EXITS, | |
133 | CACHE_EXITS, | |
134 | SIGNAL_EXITS, | |
135 | INT_EXITS, | |
136 | COP_UNUSABLE_EXITS, | |
137 | TLBMOD_EXITS, | |
138 | TLBMISS_LD_EXITS, | |
139 | TLBMISS_ST_EXITS, | |
140 | ADDRERR_ST_EXITS, | |
141 | ADDRERR_LD_EXITS, | |
142 | SYSCALL_EXITS, | |
143 | RESVD_INST_EXITS, | |
144 | BREAK_INST_EXITS, | |
0a560427 | 145 | TRAP_INST_EXITS, |
740765ce SL |
146 | FLUSH_DCACHE_EXITS, |
147 | MAX_KVM_MIPS_EXIT_TYPES | |
148 | }; | |
149 | ||
150 | struct kvm_arch_memory_slot { | |
151 | }; | |
152 | ||
153 | struct kvm_arch { | |
154 | /* Guest GVA->HPA page table */ | |
155 | unsigned long *guest_pmap; | |
156 | unsigned long guest_pmap_npages; | |
157 | ||
158 | /* Wired host TLB used for the commpage */ | |
159 | int commpage_tlb; | |
160 | }; | |
161 | ||
22027945 JH |
162 | #define N_MIPS_COPROC_REGS 32 |
163 | #define N_MIPS_COPROC_SEL 8 | |
740765ce SL |
164 | |
165 | struct mips_coproc { | |
166 | unsigned long reg[N_MIPS_COPROC_REGS][N_MIPS_COPROC_SEL]; | |
167 | #ifdef CONFIG_KVM_MIPS_DEBUG_COP0_COUNTERS | |
168 | unsigned long stat[N_MIPS_COPROC_REGS][N_MIPS_COPROC_SEL]; | |
169 | #endif | |
170 | }; | |
171 | ||
172 | /* | |
173 | * Coprocessor 0 register names | |
174 | */ | |
22027945 JH |
175 | #define MIPS_CP0_TLB_INDEX 0 |
176 | #define MIPS_CP0_TLB_RANDOM 1 | |
177 | #define MIPS_CP0_TLB_LOW 2 | |
178 | #define MIPS_CP0_TLB_LO0 2 | |
179 | #define MIPS_CP0_TLB_LO1 3 | |
180 | #define MIPS_CP0_TLB_CONTEXT 4 | |
181 | #define MIPS_CP0_TLB_PG_MASK 5 | |
182 | #define MIPS_CP0_TLB_WIRED 6 | |
183 | #define MIPS_CP0_HWRENA 7 | |
184 | #define MIPS_CP0_BAD_VADDR 8 | |
185 | #define MIPS_CP0_COUNT 9 | |
186 | #define MIPS_CP0_TLB_HI 10 | |
187 | #define MIPS_CP0_COMPARE 11 | |
188 | #define MIPS_CP0_STATUS 12 | |
189 | #define MIPS_CP0_CAUSE 13 | |
190 | #define MIPS_CP0_EXC_PC 14 | |
191 | #define MIPS_CP0_PRID 15 | |
192 | #define MIPS_CP0_CONFIG 16 | |
193 | #define MIPS_CP0_LLADDR 17 | |
194 | #define MIPS_CP0_WATCH_LO 18 | |
195 | #define MIPS_CP0_WATCH_HI 19 | |
196 | #define MIPS_CP0_TLB_XCONTEXT 20 | |
197 | #define MIPS_CP0_ECC 26 | |
198 | #define MIPS_CP0_CACHE_ERR 27 | |
199 | #define MIPS_CP0_TAG_LO 28 | |
200 | #define MIPS_CP0_TAG_HI 29 | |
201 | #define MIPS_CP0_ERROR_PC 30 | |
202 | #define MIPS_CP0_DEBUG 23 | |
203 | #define MIPS_CP0_DEPC 24 | |
204 | #define MIPS_CP0_PERFCNT 25 | |
205 | #define MIPS_CP0_ERRCTL 26 | |
206 | #define MIPS_CP0_DATA_LO 28 | |
207 | #define MIPS_CP0_DATA_HI 29 | |
208 | #define MIPS_CP0_DESAVE 31 | |
209 | ||
210 | #define MIPS_CP0_CONFIG_SEL 0 | |
211 | #define MIPS_CP0_CONFIG1_SEL 1 | |
212 | #define MIPS_CP0_CONFIG2_SEL 2 | |
213 | #define MIPS_CP0_CONFIG3_SEL 3 | |
c771607a JH |
214 | #define MIPS_CP0_CONFIG4_SEL 4 |
215 | #define MIPS_CP0_CONFIG5_SEL 5 | |
740765ce SL |
216 | |
217 | /* Config0 register bits */ | |
22027945 JH |
218 | #define CP0C0_M 31 |
219 | #define CP0C0_K23 28 | |
220 | #define CP0C0_KU 25 | |
221 | #define CP0C0_MDU 20 | |
222 | #define CP0C0_MM 17 | |
223 | #define CP0C0_BM 16 | |
224 | #define CP0C0_BE 15 | |
225 | #define CP0C0_AT 13 | |
226 | #define CP0C0_AR 10 | |
227 | #define CP0C0_MT 7 | |
228 | #define CP0C0_VI 3 | |
229 | #define CP0C0_K0 0 | |
740765ce SL |
230 | |
231 | /* Config1 register bits */ | |
22027945 JH |
232 | #define CP0C1_M 31 |
233 | #define CP0C1_MMU 25 | |
234 | #define CP0C1_IS 22 | |
235 | #define CP0C1_IL 19 | |
236 | #define CP0C1_IA 16 | |
237 | #define CP0C1_DS 13 | |
238 | #define CP0C1_DL 10 | |
239 | #define CP0C1_DA 7 | |
240 | #define CP0C1_C2 6 | |
241 | #define CP0C1_MD 5 | |
242 | #define CP0C1_PC 4 | |
243 | #define CP0C1_WR 3 | |
244 | #define CP0C1_CA 2 | |
245 | #define CP0C1_EP 1 | |
246 | #define CP0C1_FP 0 | |
740765ce SL |
247 | |
248 | /* Config2 Register bits */ | |
22027945 JH |
249 | #define CP0C2_M 31 |
250 | #define CP0C2_TU 28 | |
251 | #define CP0C2_TS 24 | |
252 | #define CP0C2_TL 20 | |
253 | #define CP0C2_TA 16 | |
254 | #define CP0C2_SU 12 | |
255 | #define CP0C2_SS 8 | |
256 | #define CP0C2_SL 4 | |
257 | #define CP0C2_SA 0 | |
740765ce SL |
258 | |
259 | /* Config3 Register bits */ | |
22027945 JH |
260 | #define CP0C3_M 31 |
261 | #define CP0C3_ISA_ON_EXC 16 | |
262 | #define CP0C3_ULRI 13 | |
263 | #define CP0C3_DSPP 10 | |
264 | #define CP0C3_LPA 7 | |
265 | #define CP0C3_VEIC 6 | |
266 | #define CP0C3_VInt 5 | |
267 | #define CP0C3_SP 4 | |
268 | #define CP0C3_MT 2 | |
269 | #define CP0C3_SM 1 | |
270 | #define CP0C3_TL 0 | |
740765ce | 271 | |
740765ce SL |
272 | /* MMU types, the first four entries have the same layout as the |
273 | CP0C0_MT field. */ | |
274 | enum mips_mmu_types { | |
275 | MMU_TYPE_NONE, | |
276 | MMU_TYPE_R4000, | |
277 | MMU_TYPE_RESERVED, | |
278 | MMU_TYPE_FMT, | |
279 | MMU_TYPE_R3000, | |
280 | MMU_TYPE_R6000, | |
281 | MMU_TYPE_R8000 | |
282 | }; | |
283 | ||
284 | /* | |
285 | * Trap codes | |
286 | */ | |
22027945 JH |
287 | #define T_INT 0 /* Interrupt pending */ |
288 | #define T_TLB_MOD 1 /* TLB modified fault */ | |
289 | #define T_TLB_LD_MISS 2 /* TLB miss on load or ifetch */ | |
290 | #define T_TLB_ST_MISS 3 /* TLB miss on a store */ | |
291 | #define T_ADDR_ERR_LD 4 /* Address error on a load or ifetch */ | |
292 | #define T_ADDR_ERR_ST 5 /* Address error on a store */ | |
293 | #define T_BUS_ERR_IFETCH 6 /* Bus error on an ifetch */ | |
294 | #define T_BUS_ERR_LD_ST 7 /* Bus error on a load or store */ | |
295 | #define T_SYSCALL 8 /* System call */ | |
296 | #define T_BREAK 9 /* Breakpoint */ | |
297 | #define T_RES_INST 10 /* Reserved instruction exception */ | |
298 | #define T_COP_UNUSABLE 11 /* Coprocessor unusable */ | |
299 | #define T_OVFLOW 12 /* Arithmetic overflow */ | |
740765ce SL |
300 | |
301 | /* | |
302 | * Trap definitions added for r4000 port. | |
303 | */ | |
22027945 JH |
304 | #define T_TRAP 13 /* Trap instruction */ |
305 | #define T_VCEI 14 /* Virtual coherency exception */ | |
306 | #define T_FPE 15 /* Floating point exception */ | |
98119ad5 | 307 | #define T_MSADIS 21 /* MSA disabled exception */ |
22027945 JH |
308 | #define T_WATCH 23 /* Watch address reference */ |
309 | #define T_VCED 31 /* Virtual coherency data */ | |
740765ce SL |
310 | |
311 | /* Resume Flags */ | |
22027945 JH |
312 | #define RESUME_FLAG_DR (1<<0) /* Reload guest nonvolatile state? */ |
313 | #define RESUME_FLAG_HOST (1<<1) /* Resume host? */ | |
740765ce | 314 | |
22027945 JH |
315 | #define RESUME_GUEST 0 |
316 | #define RESUME_GUEST_DR RESUME_FLAG_DR | |
317 | #define RESUME_HOST RESUME_FLAG_HOST | |
740765ce SL |
318 | |
319 | enum emulation_result { | |
320 | EMULATE_DONE, /* no further processing */ | |
321 | EMULATE_DO_MMIO, /* kvm_run filled with MMIO request */ | |
322 | EMULATE_FAIL, /* can't emulate this instruction */ | |
323 | EMULATE_WAIT, /* WAIT instruction */ | |
324 | EMULATE_PRIV_FAIL, | |
325 | }; | |
326 | ||
22027945 JH |
327 | #define MIPS3_PG_G 0x00000001 /* Global; ignore ASID if in lo0 & lo1 */ |
328 | #define MIPS3_PG_V 0x00000002 /* Valid */ | |
329 | #define MIPS3_PG_NV 0x00000000 | |
330 | #define MIPS3_PG_D 0x00000004 /* Dirty */ | |
740765ce SL |
331 | |
332 | #define mips3_paddr_to_tlbpfn(x) \ | |
22027945 | 333 | (((unsigned long)(x) >> MIPS3_PG_SHIFT) & MIPS3_PG_FRAME) |
740765ce | 334 | #define mips3_tlbpfn_to_paddr(x) \ |
22027945 | 335 | ((unsigned long)((x) & MIPS3_PG_FRAME) << MIPS3_PG_SHIFT) |
740765ce | 336 | |
22027945 JH |
337 | #define MIPS3_PG_SHIFT 6 |
338 | #define MIPS3_PG_FRAME 0x3fffffc0 | |
740765ce | 339 | |
22027945 | 340 | #define VPN2_MASK 0xffffe000 |
d116e812 | 341 | #define TLB_IS_GLOBAL(x) (((x).tlb_lo0 & MIPS3_PG_G) && \ |
22027945 JH |
342 | ((x).tlb_lo1 & MIPS3_PG_G)) |
343 | #define TLB_VPN2(x) ((x).tlb_hi & VPN2_MASK) | |
344 | #define TLB_ASID(x) ((x).tlb_hi & ASID_MASK) | |
d116e812 DCZ |
345 | #define TLB_IS_VALID(x, va) (((va) & (1 << PAGE_SHIFT)) \ |
346 | ? ((x).tlb_lo1 & MIPS3_PG_V) \ | |
22027945 | 347 | : ((x).tlb_lo0 & MIPS3_PG_V)) |
d116e812 DCZ |
348 | #define TLB_HI_VPN2_HIT(x, y) ((TLB_VPN2(x) & ~(x).tlb_mask) == \ |
349 | ((y) & VPN2_MASK & ~(x).tlb_mask)) | |
350 | #define TLB_HI_ASID_HIT(x, y) (TLB_IS_GLOBAL(x) || \ | |
351 | TLB_ASID(x) == ((y) & ASID_MASK)) | |
740765ce SL |
352 | |
353 | struct kvm_mips_tlb { | |
354 | long tlb_mask; | |
355 | long tlb_hi; | |
356 | long tlb_lo0; | |
357 | long tlb_lo1; | |
358 | }; | |
359 | ||
22027945 | 360 | #define KVM_MIPS_GUEST_TLB_SIZE 64 |
740765ce SL |
361 | struct kvm_vcpu_arch { |
362 | void *host_ebase, *guest_ebase; | |
363 | unsigned long host_stack; | |
364 | unsigned long host_gp; | |
365 | ||
366 | /* Host CP0 registers used when handling exits from guest */ | |
367 | unsigned long host_cp0_badvaddr; | |
368 | unsigned long host_cp0_cause; | |
369 | unsigned long host_cp0_epc; | |
370 | unsigned long host_cp0_entryhi; | |
371 | uint32_t guest_inst; | |
372 | ||
373 | /* GPRS */ | |
374 | unsigned long gprs[32]; | |
375 | unsigned long hi; | |
376 | unsigned long lo; | |
377 | unsigned long pc; | |
378 | ||
379 | /* FPU State */ | |
380 | struct mips_fpu_struct fpu; | |
381 | ||
382 | /* COP0 State */ | |
383 | struct mips_coproc *cop0; | |
384 | ||
385 | /* Host KSEG0 address of the EI/DI offset */ | |
386 | void *kseg0_commpage; | |
387 | ||
388 | u32 io_gpr; /* GPR used as IO source/target */ | |
389 | ||
e30492bb | 390 | struct hrtimer comparecount_timer; |
f8239342 JH |
391 | /* Count timer control KVM register */ |
392 | uint32_t count_ctl; | |
e30492bb JH |
393 | /* Count bias from the raw time */ |
394 | uint32_t count_bias; | |
395 | /* Frequency of timer in Hz */ | |
396 | uint32_t count_hz; | |
397 | /* Dynamic nanosecond bias (multiple of count_period) to avoid overflow */ | |
398 | s64 count_dyn_bias; | |
f8239342 JH |
399 | /* Resume time */ |
400 | ktime_t count_resume; | |
e30492bb JH |
401 | /* Period of timer tick in ns */ |
402 | u64 count_period; | |
740765ce SL |
403 | |
404 | /* Bitmask of exceptions that are pending */ | |
405 | unsigned long pending_exceptions; | |
406 | ||
407 | /* Bitmask of pending exceptions to be cleared */ | |
408 | unsigned long pending_exceptions_clr; | |
409 | ||
410 | unsigned long pending_load_cause; | |
411 | ||
412 | /* Save/Restore the entryhi register when are are preempted/scheduled back in */ | |
413 | unsigned long preempt_entryhi; | |
414 | ||
415 | /* S/W Based TLB for guest */ | |
416 | struct kvm_mips_tlb guest_tlb[KVM_MIPS_GUEST_TLB_SIZE]; | |
417 | ||
418 | /* Cached guest kernel/user ASIDs */ | |
419 | uint32_t guest_user_asid[NR_CPUS]; | |
420 | uint32_t guest_kernel_asid[NR_CPUS]; | |
421 | struct mm_struct guest_kernel_mm, guest_user_mm; | |
422 | ||
740765ce SL |
423 | int last_sched_cpu; |
424 | ||
425 | /* WAIT executed */ | |
426 | int wait; | |
427 | }; | |
428 | ||
429 | ||
22027945 JH |
430 | #define kvm_read_c0_guest_index(cop0) (cop0->reg[MIPS_CP0_TLB_INDEX][0]) |
431 | #define kvm_write_c0_guest_index(cop0, val) (cop0->reg[MIPS_CP0_TLB_INDEX][0] = val) | |
432 | #define kvm_read_c0_guest_entrylo0(cop0) (cop0->reg[MIPS_CP0_TLB_LO0][0]) | |
433 | #define kvm_read_c0_guest_entrylo1(cop0) (cop0->reg[MIPS_CP0_TLB_LO1][0]) | |
434 | #define kvm_read_c0_guest_context(cop0) (cop0->reg[MIPS_CP0_TLB_CONTEXT][0]) | |
435 | #define kvm_write_c0_guest_context(cop0, val) (cop0->reg[MIPS_CP0_TLB_CONTEXT][0] = (val)) | |
436 | #define kvm_read_c0_guest_userlocal(cop0) (cop0->reg[MIPS_CP0_TLB_CONTEXT][2]) | |
7767b7d2 | 437 | #define kvm_write_c0_guest_userlocal(cop0, val) (cop0->reg[MIPS_CP0_TLB_CONTEXT][2] = (val)) |
22027945 JH |
438 | #define kvm_read_c0_guest_pagemask(cop0) (cop0->reg[MIPS_CP0_TLB_PG_MASK][0]) |
439 | #define kvm_write_c0_guest_pagemask(cop0, val) (cop0->reg[MIPS_CP0_TLB_PG_MASK][0] = (val)) | |
440 | #define kvm_read_c0_guest_wired(cop0) (cop0->reg[MIPS_CP0_TLB_WIRED][0]) | |
441 | #define kvm_write_c0_guest_wired(cop0, val) (cop0->reg[MIPS_CP0_TLB_WIRED][0] = (val)) | |
26f4f3b5 JH |
442 | #define kvm_read_c0_guest_hwrena(cop0) (cop0->reg[MIPS_CP0_HWRENA][0]) |
443 | #define kvm_write_c0_guest_hwrena(cop0, val) (cop0->reg[MIPS_CP0_HWRENA][0] = (val)) | |
22027945 JH |
444 | #define kvm_read_c0_guest_badvaddr(cop0) (cop0->reg[MIPS_CP0_BAD_VADDR][0]) |
445 | #define kvm_write_c0_guest_badvaddr(cop0, val) (cop0->reg[MIPS_CP0_BAD_VADDR][0] = (val)) | |
446 | #define kvm_read_c0_guest_count(cop0) (cop0->reg[MIPS_CP0_COUNT][0]) | |
447 | #define kvm_write_c0_guest_count(cop0, val) (cop0->reg[MIPS_CP0_COUNT][0] = (val)) | |
448 | #define kvm_read_c0_guest_entryhi(cop0) (cop0->reg[MIPS_CP0_TLB_HI][0]) | |
449 | #define kvm_write_c0_guest_entryhi(cop0, val) (cop0->reg[MIPS_CP0_TLB_HI][0] = (val)) | |
450 | #define kvm_read_c0_guest_compare(cop0) (cop0->reg[MIPS_CP0_COMPARE][0]) | |
451 | #define kvm_write_c0_guest_compare(cop0, val) (cop0->reg[MIPS_CP0_COMPARE][0] = (val)) | |
452 | #define kvm_read_c0_guest_status(cop0) (cop0->reg[MIPS_CP0_STATUS][0]) | |
453 | #define kvm_write_c0_guest_status(cop0, val) (cop0->reg[MIPS_CP0_STATUS][0] = (val)) | |
454 | #define kvm_read_c0_guest_intctl(cop0) (cop0->reg[MIPS_CP0_STATUS][1]) | |
455 | #define kvm_write_c0_guest_intctl(cop0, val) (cop0->reg[MIPS_CP0_STATUS][1] = (val)) | |
456 | #define kvm_read_c0_guest_cause(cop0) (cop0->reg[MIPS_CP0_CAUSE][0]) | |
457 | #define kvm_write_c0_guest_cause(cop0, val) (cop0->reg[MIPS_CP0_CAUSE][0] = (val)) | |
458 | #define kvm_read_c0_guest_epc(cop0) (cop0->reg[MIPS_CP0_EXC_PC][0]) | |
459 | #define kvm_write_c0_guest_epc(cop0, val) (cop0->reg[MIPS_CP0_EXC_PC][0] = (val)) | |
460 | #define kvm_read_c0_guest_prid(cop0) (cop0->reg[MIPS_CP0_PRID][0]) | |
461 | #define kvm_write_c0_guest_prid(cop0, val) (cop0->reg[MIPS_CP0_PRID][0] = (val)) | |
462 | #define kvm_read_c0_guest_ebase(cop0) (cop0->reg[MIPS_CP0_PRID][1]) | |
463 | #define kvm_write_c0_guest_ebase(cop0, val) (cop0->reg[MIPS_CP0_PRID][1] = (val)) | |
464 | #define kvm_read_c0_guest_config(cop0) (cop0->reg[MIPS_CP0_CONFIG][0]) | |
465 | #define kvm_read_c0_guest_config1(cop0) (cop0->reg[MIPS_CP0_CONFIG][1]) | |
466 | #define kvm_read_c0_guest_config2(cop0) (cop0->reg[MIPS_CP0_CONFIG][2]) | |
467 | #define kvm_read_c0_guest_config3(cop0) (cop0->reg[MIPS_CP0_CONFIG][3]) | |
c771607a JH |
468 | #define kvm_read_c0_guest_config4(cop0) (cop0->reg[MIPS_CP0_CONFIG][4]) |
469 | #define kvm_read_c0_guest_config5(cop0) (cop0->reg[MIPS_CP0_CONFIG][5]) | |
22027945 JH |
470 | #define kvm_read_c0_guest_config7(cop0) (cop0->reg[MIPS_CP0_CONFIG][7]) |
471 | #define kvm_write_c0_guest_config(cop0, val) (cop0->reg[MIPS_CP0_CONFIG][0] = (val)) | |
472 | #define kvm_write_c0_guest_config1(cop0, val) (cop0->reg[MIPS_CP0_CONFIG][1] = (val)) | |
473 | #define kvm_write_c0_guest_config2(cop0, val) (cop0->reg[MIPS_CP0_CONFIG][2] = (val)) | |
474 | #define kvm_write_c0_guest_config3(cop0, val) (cop0->reg[MIPS_CP0_CONFIG][3] = (val)) | |
c771607a JH |
475 | #define kvm_write_c0_guest_config4(cop0, val) (cop0->reg[MIPS_CP0_CONFIG][4] = (val)) |
476 | #define kvm_write_c0_guest_config5(cop0, val) (cop0->reg[MIPS_CP0_CONFIG][5] = (val)) | |
22027945 JH |
477 | #define kvm_write_c0_guest_config7(cop0, val) (cop0->reg[MIPS_CP0_CONFIG][7] = (val)) |
478 | #define kvm_read_c0_guest_errorepc(cop0) (cop0->reg[MIPS_CP0_ERROR_PC][0]) | |
479 | #define kvm_write_c0_guest_errorepc(cop0, val) (cop0->reg[MIPS_CP0_ERROR_PC][0] = (val)) | |
480 | ||
c73c99b0 JH |
481 | /* |
482 | * Some of the guest registers may be modified asynchronously (e.g. from a | |
483 | * hrtimer callback in hard irq context) and therefore need stronger atomicity | |
484 | * guarantees than other registers. | |
485 | */ | |
486 | ||
487 | static inline void _kvm_atomic_set_c0_guest_reg(unsigned long *reg, | |
488 | unsigned long val) | |
489 | { | |
490 | unsigned long temp; | |
491 | do { | |
492 | __asm__ __volatile__( | |
493 | " .set mips3 \n" | |
494 | " " __LL "%0, %1 \n" | |
495 | " or %0, %2 \n" | |
496 | " " __SC "%0, %1 \n" | |
497 | " .set mips0 \n" | |
498 | : "=&r" (temp), "+m" (*reg) | |
499 | : "r" (val)); | |
500 | } while (unlikely(!temp)); | |
501 | } | |
502 | ||
503 | static inline void _kvm_atomic_clear_c0_guest_reg(unsigned long *reg, | |
504 | unsigned long val) | |
505 | { | |
506 | unsigned long temp; | |
507 | do { | |
508 | __asm__ __volatile__( | |
509 | " .set mips3 \n" | |
510 | " " __LL "%0, %1 \n" | |
511 | " and %0, %2 \n" | |
512 | " " __SC "%0, %1 \n" | |
513 | " .set mips0 \n" | |
514 | : "=&r" (temp), "+m" (*reg) | |
515 | : "r" (~val)); | |
516 | } while (unlikely(!temp)); | |
517 | } | |
518 | ||
519 | static inline void _kvm_atomic_change_c0_guest_reg(unsigned long *reg, | |
520 | unsigned long change, | |
521 | unsigned long val) | |
522 | { | |
523 | unsigned long temp; | |
524 | do { | |
525 | __asm__ __volatile__( | |
526 | " .set mips3 \n" | |
527 | " " __LL "%0, %1 \n" | |
528 | " and %0, %2 \n" | |
529 | " or %0, %3 \n" | |
530 | " " __SC "%0, %1 \n" | |
531 | " .set mips0 \n" | |
532 | : "=&r" (temp), "+m" (*reg) | |
533 | : "r" (~change), "r" (val & change)); | |
534 | } while (unlikely(!temp)); | |
535 | } | |
536 | ||
22027945 JH |
537 | #define kvm_set_c0_guest_status(cop0, val) (cop0->reg[MIPS_CP0_STATUS][0] |= (val)) |
538 | #define kvm_clear_c0_guest_status(cop0, val) (cop0->reg[MIPS_CP0_STATUS][0] &= ~(val)) | |
c73c99b0 JH |
539 | |
540 | /* Cause can be modified asynchronously from hardirq hrtimer callback */ | |
541 | #define kvm_set_c0_guest_cause(cop0, val) \ | |
542 | _kvm_atomic_set_c0_guest_reg(&cop0->reg[MIPS_CP0_CAUSE][0], val) | |
543 | #define kvm_clear_c0_guest_cause(cop0, val) \ | |
544 | _kvm_atomic_clear_c0_guest_reg(&cop0->reg[MIPS_CP0_CAUSE][0], val) | |
22027945 | 545 | #define kvm_change_c0_guest_cause(cop0, change, val) \ |
c73c99b0 JH |
546 | _kvm_atomic_change_c0_guest_reg(&cop0->reg[MIPS_CP0_CAUSE][0], \ |
547 | change, val) | |
548 | ||
22027945 JH |
549 | #define kvm_set_c0_guest_ebase(cop0, val) (cop0->reg[MIPS_CP0_PRID][1] |= (val)) |
550 | #define kvm_clear_c0_guest_ebase(cop0, val) (cop0->reg[MIPS_CP0_PRID][1] &= ~(val)) | |
551 | #define kvm_change_c0_guest_ebase(cop0, change, val) \ | |
552 | { \ | |
553 | kvm_clear_c0_guest_ebase(cop0, change); \ | |
554 | kvm_set_c0_guest_ebase(cop0, ((val) & (change))); \ | |
740765ce SL |
555 | } |
556 | ||
557 | ||
558 | struct kvm_mips_callbacks { | |
2dca3725 JH |
559 | int (*handle_cop_unusable)(struct kvm_vcpu *vcpu); |
560 | int (*handle_tlb_mod)(struct kvm_vcpu *vcpu); | |
561 | int (*handle_tlb_ld_miss)(struct kvm_vcpu *vcpu); | |
562 | int (*handle_tlb_st_miss)(struct kvm_vcpu *vcpu); | |
563 | int (*handle_addr_err_st)(struct kvm_vcpu *vcpu); | |
564 | int (*handle_addr_err_ld)(struct kvm_vcpu *vcpu); | |
565 | int (*handle_syscall)(struct kvm_vcpu *vcpu); | |
566 | int (*handle_res_inst)(struct kvm_vcpu *vcpu); | |
567 | int (*handle_break)(struct kvm_vcpu *vcpu); | |
0a560427 | 568 | int (*handle_trap)(struct kvm_vcpu *vcpu); |
98119ad5 | 569 | int (*handle_msa_disabled)(struct kvm_vcpu *vcpu); |
2dca3725 JH |
570 | int (*vm_init)(struct kvm *kvm); |
571 | int (*vcpu_init)(struct kvm_vcpu *vcpu); | |
572 | int (*vcpu_setup)(struct kvm_vcpu *vcpu); | |
573 | gpa_t (*gva_to_gpa)(gva_t gva); | |
574 | void (*queue_timer_int)(struct kvm_vcpu *vcpu); | |
575 | void (*dequeue_timer_int)(struct kvm_vcpu *vcpu); | |
576 | void (*queue_io_int)(struct kvm_vcpu *vcpu, | |
577 | struct kvm_mips_interrupt *irq); | |
578 | void (*dequeue_io_int)(struct kvm_vcpu *vcpu, | |
579 | struct kvm_mips_interrupt *irq); | |
580 | int (*irq_deliver)(struct kvm_vcpu *vcpu, unsigned int priority, | |
581 | uint32_t cause); | |
582 | int (*irq_clear)(struct kvm_vcpu *vcpu, unsigned int priority, | |
583 | uint32_t cause); | |
f8be02da JH |
584 | int (*get_one_reg)(struct kvm_vcpu *vcpu, |
585 | const struct kvm_one_reg *reg, s64 *v); | |
586 | int (*set_one_reg)(struct kvm_vcpu *vcpu, | |
587 | const struct kvm_one_reg *reg, s64 v); | |
b86ecb37 JH |
588 | int (*vcpu_get_regs)(struct kvm_vcpu *vcpu); |
589 | int (*vcpu_set_regs)(struct kvm_vcpu *vcpu); | |
740765ce SL |
590 | }; |
591 | extern struct kvm_mips_callbacks *kvm_mips_callbacks; | |
592 | int kvm_mips_emulation_init(struct kvm_mips_callbacks **install_callbacks); | |
593 | ||
594 | /* Debug: dump vcpu state */ | |
595 | int kvm_arch_vcpu_dump_regs(struct kvm_vcpu *vcpu); | |
596 | ||
597 | /* Trampoline ASM routine to start running in "Guest" context */ | |
598 | extern int __kvm_mips_vcpu_run(struct kvm_run *run, struct kvm_vcpu *vcpu); | |
599 | ||
600 | /* TLB handling */ | |
601 | uint32_t kvm_get_kernel_asid(struct kvm_vcpu *vcpu); | |
602 | ||
603 | uint32_t kvm_get_user_asid(struct kvm_vcpu *vcpu); | |
604 | ||
605 | uint32_t kvm_get_commpage_asid (struct kvm_vcpu *vcpu); | |
606 | ||
607 | extern int kvm_mips_handle_kseg0_tlb_fault(unsigned long badbaddr, | |
608 | struct kvm_vcpu *vcpu); | |
609 | ||
610 | extern int kvm_mips_handle_commpage_tlb_fault(unsigned long badvaddr, | |
611 | struct kvm_vcpu *vcpu); | |
612 | ||
613 | extern int kvm_mips_handle_mapped_seg_tlb_fault(struct kvm_vcpu *vcpu, | |
614 | struct kvm_mips_tlb *tlb, | |
615 | unsigned long *hpa0, | |
616 | unsigned long *hpa1); | |
617 | ||
618 | extern enum emulation_result kvm_mips_handle_tlbmiss(unsigned long cause, | |
619 | uint32_t *opc, | |
620 | struct kvm_run *run, | |
621 | struct kvm_vcpu *vcpu); | |
622 | ||
623 | extern enum emulation_result kvm_mips_handle_tlbmod(unsigned long cause, | |
624 | uint32_t *opc, | |
625 | struct kvm_run *run, | |
626 | struct kvm_vcpu *vcpu); | |
627 | ||
628 | extern void kvm_mips_dump_host_tlbs(void); | |
629 | extern void kvm_mips_dump_guest_tlbs(struct kvm_vcpu *vcpu); | |
740765ce SL |
630 | extern void kvm_mips_flush_host_tlb(int skip_kseg0); |
631 | extern int kvm_mips_host_tlb_inv(struct kvm_vcpu *vcpu, unsigned long entryhi); | |
632 | extern int kvm_mips_host_tlb_inv_index(struct kvm_vcpu *vcpu, int index); | |
633 | ||
634 | extern int kvm_mips_guest_tlb_lookup(struct kvm_vcpu *vcpu, | |
635 | unsigned long entryhi); | |
636 | extern int kvm_mips_host_tlb_lookup(struct kvm_vcpu *vcpu, unsigned long vaddr); | |
637 | extern unsigned long kvm_mips_translate_guest_kseg0_to_hpa(struct kvm_vcpu *vcpu, | |
638 | unsigned long gva); | |
639 | extern void kvm_get_new_mmu_context(struct mm_struct *mm, unsigned long cpu, | |
640 | struct kvm_vcpu *vcpu); | |
740765ce | 641 | extern void kvm_local_flush_tlb_all(void); |
740765ce SL |
642 | extern void kvm_mips_alloc_new_mmu_context(struct kvm_vcpu *vcpu); |
643 | extern void kvm_mips_vcpu_load(struct kvm_vcpu *vcpu, int cpu); | |
644 | extern void kvm_mips_vcpu_put(struct kvm_vcpu *vcpu); | |
645 | ||
646 | /* Emulation */ | |
647 | uint32_t kvm_get_inst(uint32_t *opc, struct kvm_vcpu *vcpu); | |
648 | enum emulation_result update_pc(struct kvm_vcpu *vcpu, uint32_t cause); | |
649 | ||
650 | extern enum emulation_result kvm_mips_emulate_inst(unsigned long cause, | |
651 | uint32_t *opc, | |
652 | struct kvm_run *run, | |
653 | struct kvm_vcpu *vcpu); | |
654 | ||
655 | extern enum emulation_result kvm_mips_emulate_syscall(unsigned long cause, | |
656 | uint32_t *opc, | |
657 | struct kvm_run *run, | |
658 | struct kvm_vcpu *vcpu); | |
659 | ||
660 | extern enum emulation_result kvm_mips_emulate_tlbmiss_ld(unsigned long cause, | |
661 | uint32_t *opc, | |
662 | struct kvm_run *run, | |
663 | struct kvm_vcpu *vcpu); | |
664 | ||
665 | extern enum emulation_result kvm_mips_emulate_tlbinv_ld(unsigned long cause, | |
666 | uint32_t *opc, | |
667 | struct kvm_run *run, | |
668 | struct kvm_vcpu *vcpu); | |
669 | ||
670 | extern enum emulation_result kvm_mips_emulate_tlbmiss_st(unsigned long cause, | |
671 | uint32_t *opc, | |
672 | struct kvm_run *run, | |
673 | struct kvm_vcpu *vcpu); | |
674 | ||
675 | extern enum emulation_result kvm_mips_emulate_tlbinv_st(unsigned long cause, | |
676 | uint32_t *opc, | |
677 | struct kvm_run *run, | |
678 | struct kvm_vcpu *vcpu); | |
679 | ||
680 | extern enum emulation_result kvm_mips_emulate_tlbmod(unsigned long cause, | |
681 | uint32_t *opc, | |
682 | struct kvm_run *run, | |
683 | struct kvm_vcpu *vcpu); | |
684 | ||
685 | extern enum emulation_result kvm_mips_emulate_fpu_exc(unsigned long cause, | |
686 | uint32_t *opc, | |
687 | struct kvm_run *run, | |
688 | struct kvm_vcpu *vcpu); | |
689 | ||
690 | extern enum emulation_result kvm_mips_handle_ri(unsigned long cause, | |
691 | uint32_t *opc, | |
692 | struct kvm_run *run, | |
693 | struct kvm_vcpu *vcpu); | |
694 | ||
695 | extern enum emulation_result kvm_mips_emulate_ri_exc(unsigned long cause, | |
696 | uint32_t *opc, | |
697 | struct kvm_run *run, | |
698 | struct kvm_vcpu *vcpu); | |
699 | ||
700 | extern enum emulation_result kvm_mips_emulate_bp_exc(unsigned long cause, | |
701 | uint32_t *opc, | |
702 | struct kvm_run *run, | |
703 | struct kvm_vcpu *vcpu); | |
704 | ||
0a560427 JH |
705 | extern enum emulation_result kvm_mips_emulate_trap_exc(unsigned long cause, |
706 | uint32_t *opc, | |
707 | struct kvm_run *run, | |
708 | struct kvm_vcpu *vcpu); | |
709 | ||
740765ce SL |
710 | extern enum emulation_result kvm_mips_complete_mmio_load(struct kvm_vcpu *vcpu, |
711 | struct kvm_run *run); | |
712 | ||
e30492bb JH |
713 | uint32_t kvm_mips_read_count(struct kvm_vcpu *vcpu); |
714 | void kvm_mips_write_count(struct kvm_vcpu *vcpu, uint32_t count); | |
715 | void kvm_mips_write_compare(struct kvm_vcpu *vcpu, uint32_t compare); | |
716 | void kvm_mips_init_count(struct kvm_vcpu *vcpu); | |
f8239342 JH |
717 | int kvm_mips_set_count_ctl(struct kvm_vcpu *vcpu, s64 count_ctl); |
718 | int kvm_mips_set_count_resume(struct kvm_vcpu *vcpu, s64 count_resume); | |
f74a8e22 | 719 | int kvm_mips_set_count_hz(struct kvm_vcpu *vcpu, s64 count_hz); |
e30492bb JH |
720 | void kvm_mips_count_enable_cause(struct kvm_vcpu *vcpu); |
721 | void kvm_mips_count_disable_cause(struct kvm_vcpu *vcpu); | |
722 | enum hrtimer_restart kvm_mips_count_timeout(struct kvm_vcpu *vcpu); | |
740765ce SL |
723 | |
724 | enum emulation_result kvm_mips_check_privilege(unsigned long cause, | |
725 | uint32_t *opc, | |
726 | struct kvm_run *run, | |
727 | struct kvm_vcpu *vcpu); | |
728 | ||
729 | enum emulation_result kvm_mips_emulate_cache(uint32_t inst, | |
730 | uint32_t *opc, | |
731 | uint32_t cause, | |
732 | struct kvm_run *run, | |
733 | struct kvm_vcpu *vcpu); | |
734 | enum emulation_result kvm_mips_emulate_CP0(uint32_t inst, | |
735 | uint32_t *opc, | |
736 | uint32_t cause, | |
737 | struct kvm_run *run, | |
738 | struct kvm_vcpu *vcpu); | |
739 | enum emulation_result kvm_mips_emulate_store(uint32_t inst, | |
740 | uint32_t cause, | |
741 | struct kvm_run *run, | |
742 | struct kvm_vcpu *vcpu); | |
743 | enum emulation_result kvm_mips_emulate_load(uint32_t inst, | |
744 | uint32_t cause, | |
745 | struct kvm_run *run, | |
746 | struct kvm_vcpu *vcpu); | |
747 | ||
c771607a JH |
748 | unsigned int kvm_mips_config1_wrmask(struct kvm_vcpu *vcpu); |
749 | unsigned int kvm_mips_config3_wrmask(struct kvm_vcpu *vcpu); | |
750 | unsigned int kvm_mips_config4_wrmask(struct kvm_vcpu *vcpu); | |
751 | unsigned int kvm_mips_config5_wrmask(struct kvm_vcpu *vcpu); | |
752 | ||
740765ce SL |
753 | /* Dynamic binary translation */ |
754 | extern int kvm_mips_trans_cache_index(uint32_t inst, uint32_t *opc, | |
755 | struct kvm_vcpu *vcpu); | |
756 | extern int kvm_mips_trans_cache_va(uint32_t inst, uint32_t *opc, | |
757 | struct kvm_vcpu *vcpu); | |
758 | extern int kvm_mips_trans_mfc0(uint32_t inst, uint32_t *opc, | |
759 | struct kvm_vcpu *vcpu); | |
760 | extern int kvm_mips_trans_mtc0(uint32_t inst, uint32_t *opc, | |
761 | struct kvm_vcpu *vcpu); | |
762 | ||
763 | /* Misc */ | |
d98403a5 | 764 | extern void kvm_mips_dump_stats(struct kvm_vcpu *vcpu); |
740765ce SL |
765 | extern unsigned long kvm_mips_get_ramsize(struct kvm *kvm); |
766 | ||
13a34e06 | 767 | static inline void kvm_arch_hardware_disable(void) {} |
0865e636 RK |
768 | static inline void kvm_arch_hardware_unsetup(void) {} |
769 | static inline void kvm_arch_sync_events(struct kvm *kvm) {} | |
770 | static inline void kvm_arch_free_memslot(struct kvm *kvm, | |
771 | struct kvm_memory_slot *free, struct kvm_memory_slot *dont) {} | |
772 | static inline void kvm_arch_memslots_updated(struct kvm *kvm) {} | |
773 | static inline void kvm_arch_flush_shadow_all(struct kvm *kvm) {} | |
774 | static inline void kvm_arch_flush_shadow_memslot(struct kvm *kvm, | |
775 | struct kvm_memory_slot *slot) {} | |
776 | static inline void kvm_arch_vcpu_uninit(struct kvm_vcpu *vcpu) {} | |
777 | static inline void kvm_arch_sched_in(struct kvm_vcpu *vcpu, int cpu) {} | |
740765ce SL |
778 | |
779 | #endif /* __MIPS_KVM_HOST_H__ */ |