Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/arch/mips/dec/ioasic-irq.c | |
3 | * | |
4 | * DEC I/O ASIC interrupts. | |
5 | * | |
6 | * Copyright (c) 2002, 2003 Maciej W. Rozycki | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or | |
9 | * modify it under the terms of the GNU General Public License | |
10 | * as published by the Free Software Foundation; either version | |
11 | * 2 of the License, or (at your option) any later version. | |
12 | */ | |
13 | ||
14 | #include <linux/init.h> | |
15 | #include <linux/irq.h> | |
1da177e4 LT |
16 | #include <linux/types.h> |
17 | ||
18 | #include <asm/dec/ioasic.h> | |
19 | #include <asm/dec/ioasic_addrs.h> | |
20 | #include <asm/dec/ioasic_ints.h> | |
21 | ||
22 | ||
1da177e4 LT |
23 | static int ioasic_irq_base; |
24 | ||
25 | ||
26 | static inline void unmask_ioasic_irq(unsigned int irq) | |
27 | { | |
28 | u32 simr; | |
29 | ||
30 | simr = ioasic_read(IO_REG_SIMR); | |
31 | simr |= (1 << (irq - ioasic_irq_base)); | |
32 | ioasic_write(IO_REG_SIMR, simr); | |
33 | } | |
34 | ||
35 | static inline void mask_ioasic_irq(unsigned int irq) | |
36 | { | |
37 | u32 simr; | |
38 | ||
39 | simr = ioasic_read(IO_REG_SIMR); | |
40 | simr &= ~(1 << (irq - ioasic_irq_base)); | |
41 | ioasic_write(IO_REG_SIMR, simr); | |
42 | } | |
43 | ||
44 | static inline void clear_ioasic_irq(unsigned int irq) | |
45 | { | |
46 | u32 sir; | |
47 | ||
48 | sir = ~(1 << (irq - ioasic_irq_base)); | |
49 | ioasic_write(IO_REG_SIR, sir); | |
50 | } | |
51 | ||
1da177e4 LT |
52 | static inline void ack_ioasic_irq(unsigned int irq) |
53 | { | |
1da177e4 | 54 | mask_ioasic_irq(irq); |
1da177e4 LT |
55 | fast_iob(); |
56 | } | |
57 | ||
58 | static inline void end_ioasic_irq(unsigned int irq) | |
59 | { | |
60 | if (!(irq_desc[irq].status & (IRQ_DISABLED | IRQ_INPROGRESS))) | |
1603b5ac | 61 | unmask_ioasic_irq(irq); |
1da177e4 LT |
62 | } |
63 | ||
94dee171 | 64 | static struct irq_chip ioasic_irq_type = { |
1da177e4 | 65 | .typename = "IO-ASIC", |
1da177e4 | 66 | .ack = ack_ioasic_irq, |
1603b5ac AN |
67 | .mask = mask_ioasic_irq, |
68 | .mask_ack = ack_ioasic_irq, | |
69 | .unmask = unmask_ioasic_irq, | |
1da177e4 LT |
70 | .end = end_ioasic_irq, |
71 | }; | |
72 | ||
73 | ||
1603b5ac | 74 | #define unmask_ioasic_dma_irq unmask_ioasic_irq |
1da177e4 | 75 | |
1603b5ac | 76 | #define mask_ioasic_dma_irq mask_ioasic_irq |
1da177e4 LT |
77 | |
78 | #define ack_ioasic_dma_irq ack_ioasic_irq | |
79 | ||
80 | static inline void end_ioasic_dma_irq(unsigned int irq) | |
81 | { | |
82 | clear_ioasic_irq(irq); | |
83 | fast_iob(); | |
84 | end_ioasic_irq(irq); | |
85 | } | |
86 | ||
94dee171 | 87 | static struct irq_chip ioasic_dma_irq_type = { |
1da177e4 | 88 | .typename = "IO-ASIC-DMA", |
1da177e4 | 89 | .ack = ack_ioasic_dma_irq, |
1603b5ac AN |
90 | .mask = mask_ioasic_dma_irq, |
91 | .mask_ack = ack_ioasic_dma_irq, | |
92 | .unmask = unmask_ioasic_dma_irq, | |
1da177e4 LT |
93 | .end = end_ioasic_dma_irq, |
94 | }; | |
95 | ||
96 | ||
97 | void __init init_ioasic_irqs(int base) | |
98 | { | |
99 | int i; | |
100 | ||
101 | /* Mask interrupts. */ | |
102 | ioasic_write(IO_REG_SIMR, 0); | |
103 | fast_iob(); | |
104 | ||
1603b5ac AN |
105 | for (i = base; i < base + IO_INR_DMA; i++) |
106 | set_irq_chip(i, &ioasic_irq_type); | |
107 | for (; i < base + IO_IRQ_LINES; i++) | |
108 | set_irq_chip(i, &ioasic_dma_irq_type); | |
1da177e4 LT |
109 | |
110 | ioasic_irq_base = base; | |
111 | } |