Merge branch 'remotes/lorenzo/pci/imx'
[linux-2.6-block.git] / arch / microblaze / Kconfig
CommitLineData
ec8f24b7 1# SPDX-License-Identifier: GPL-2.0-only
575ca288
MS
2config MICROBLAZE
3 def_bool y
942fa985 4 select ARCH_32BIT_OFF_T
17c46a6a 5 select ARCH_NO_SWAP
aef0f78e 6 select ARCH_HAS_BINFMT_FLAT if !MMU
58b04406 7 select ARCH_HAS_DMA_COHERENT_TO_PFN if MMU
957e3fac 8 select ARCH_HAS_GCOV_PROFILE_ALL
5411ad27
CH
9 select ARCH_HAS_SYNC_DMA_FOR_CPU
10 select ARCH_HAS_SYNC_DMA_FOR_DEVICE
355f65a3 11 select ARCH_MIGHT_HAVE_PC_PARPORT
07c75d7a 12 select ARCH_NO_COHERENT_DMA_MMAP if !MMU
c1d7e01d 13 select ARCH_WANT_IPC_PARSE_VERSION
25213388 14 select BUILDTIME_EXTABLE_SORT
bb0eb050 15 select TIMER_OF
25213388
MS
16 select CLONE_BACKWARDS3
17 select COMMON_CLK
18 select GENERIC_ATOMIC64
19 select GENERIC_CLOCKEVENTS
20 select GENERIC_CPU_DEVICES
21 select GENERIC_IDLE_POLL_SETUP
b6e31629 22 select GENERIC_IRQ_PROBE
9d61c18b 23 select GENERIC_IRQ_SHOW
1b34d160 24 select GENERIC_PCI_IOMAP
839396ab 25 select GENERIC_SCHED_CLOCK
7b13277b 26 select HAVE_ARCH_HASH
25213388
MS
27 select HAVE_ARCH_KGDB
28 select HAVE_DEBUG_KMEMLEAK
25213388
MS
29 select HAVE_DYNAMIC_FTRACE
30 select HAVE_FTRACE_MCOUNT_RECORD
31 select HAVE_FUNCTION_GRAPH_TRACER
25213388 32 select HAVE_FUNCTION_TRACER
25213388
MS
33 select HAVE_MEMBLOCK_NODE_MAP
34 select HAVE_OPROFILE
eb01d42a 35 select HAVE_PCI
25213388 36 select IRQ_DOMAIN
0547dc78 37 select XILINX_INTC
786d35d4 38 select MODULES_USE_ELF_RELA
25213388
MS
39 select OF
40 select OF_EARLY_FLATTREE
2eac9c2d 41 select PCI_DOMAINS_GENERIC if PCI
20f1b79d 42 select PCI_SYSCALL if PCI
25213388
MS
43 select TRACING_SUPPORT
44 select VIRT_TO_BUS
fff7fb0b 45 select CPU_NO_EFFICIENT_FFS
6137fed0 46 select MMU_GATHER_NO_RANGE if MMU
575ca288 47
206d3642
BM
48# Endianness selection
49choice
50 prompt "Endianness selection"
428dbf15 51 default CPU_LITTLE_ENDIAN
206d3642
BM
52 help
53 microblaze architectures can be configured for either little or
54 big endian formats. Be sure to select the appropriate mode.
55
56config CPU_BIG_ENDIAN
57 bool "Big endian"
58
59config CPU_LITTLE_ENDIAN
60 bool "Little endian"
61
62endchoice
63
4e2e4124
MS
64config ZONE_DMA
65 def_bool y
66
575ca288
MS
67config ARCH_HAS_ILOG2_U32
68 def_bool n
69
70config ARCH_HAS_ILOG2_U64
71 def_bool n
72
575ca288
MS
73config GENERIC_HWEIGHT
74 def_bool y
75
575ca288
MS
76config GENERIC_CALIBRATE_DELAY
77 def_bool y
78
14f87389
RLB
79config GENERIC_CSUM
80 def_bool y
81
24b45a12
MS
82config STACKTRACE_SUPPORT
83 def_bool y
84
bf2d8096
MS
85config LOCKDEP_SUPPORT
86 def_bool y
87
c24cf712 88source "arch/microblaze/Kconfig.platform"
575ca288
MS
89
90menu "Processor type and features"
91
575ca288
MS
92source "kernel/Kconfig.hz"
93
94config MMU
a116f6d5
MS
95 bool "MMU support"
96 default n
575ca288 97
575ca288
MS
98comment "Boot options"
99
100config CMDLINE_BOOL
101 bool "Default bootloader kernel arguments"
102
103config CMDLINE
104 string "Default kernel command string"
105 depends on CMDLINE_BOOL
106 default "console=ttyUL0,115200"
107 help
108 On some architectures there is currently no way for the boot loader
109 to pass arguments to the kernel. For these architectures, you should
110 supply some command-line options at build time by entering them
111 here.
112
113config CMDLINE_FORCE
114 bool "Force default kernel command string"
115 depends on CMDLINE_BOOL
116 default n
117 help
118 Set this to have arguments from the default kernel command string
119 override those passed by the boot loader.
120
68c6ac33
MS
121config SECCOMP
122 bool "Enable seccomp to safely compute untrusted bytecode"
123 depends on PROC_FS
124 default y
125 help
126 This kernel feature is useful for number crunching applications
127 that may need to compute untrusted bytecode during their
128 execution. By using pipes or other transports made available to
129 the process as file descriptors supporting the read/write
130 syscalls, it's possible to isolate those applications in
131 their own address space using seccomp. Once seccomp is
132 enabled via /proc/<pid>/seccomp, it cannot be disabled
133 and the task is only allowed to execute a few safe syscalls
134 defined by each seccomp mode.
135
136 If unsure, say Y. Only embedded should say N here.
137
575ca288
MS
138endmenu
139
b408e2c2 140menu "Kernel features"
a116f6d5 141
4cbbbb43
MS
142config NR_CPUS
143 int
144 default "1"
145
a116f6d5
MS
146config ADVANCED_OPTIONS
147 bool "Prompt for advanced kernel configuration options"
a116f6d5
MS
148 help
149 This option will enable prompting for a variety of advanced kernel
150 configuration options. These options can cause the kernel to not
151 work if they are set incorrectly, but can be used to optimize certain
152 aspects of kernel memory management.
153
154 Unless you know what you are doing, say N here.
155
156comment "Default settings for advanced configuration options are used"
157 depends on !ADVANCED_OPTIONS
158
3a0d7a4d
MS
159config XILINX_UNCACHED_SHADOW
160 bool "Are you using uncached shadow for RAM ?"
161 depends on ADVANCED_OPTIONS && !MMU
162 default n
163 help
164 This is needed to be able to allocate uncachable memory regions.
165 The feature requires the design to define the RAM memory controller
166 window to be twice as large as the actual physical memory.
167
2f2f371f
MS
168config HIGHMEM
169 bool "High memory support"
a116f6d5 170 depends on MMU
a116f6d5 171 help
2f2f371f
MS
172 The address space of Microblaze processors is only 4 Gigabytes large
173 and it has to accommodate user address space, kernel address
174 space as well as some memory mapped IO. That means that, if you
175 have a large amount of physical memory and/or IO, not all of the
176 memory can be "permanently mapped" by the kernel. The physical
177 memory that is not permanently mapped is called "high memory".
a116f6d5 178
2f2f371f 179 If unsure, say n.
a116f6d5
MS
180
181config LOWMEM_SIZE_BOOL
182 bool "Set maximum low memory"
b8a84059 183 depends on ADVANCED_OPTIONS && MMU
a116f6d5
MS
184 help
185 This option allows you to set the maximum amount of memory which
186 will be used as "low memory", that is, memory which the kernel can
187 access directly, without having to set up a kernel virtual mapping.
188 This can be useful in optimizing the layout of kernel virtual
189 memory.
190
191 Say N here unless you know what you are doing.
192
193config LOWMEM_SIZE
194 hex "Maximum low memory size (in bytes)" if LOWMEM_SIZE_BOOL
a116f6d5
MS
195 default "0x30000000"
196
0b9b0200
MS
197config MANUAL_RESET_VECTOR
198 hex "Microblaze reset vector address setup"
199 default "0x0"
200 help
201 Set this option to have the kernel override the CPU Reset vector.
202 If zero, no change will be made to the MicroBlaze reset vector at
203 address 0x0.
204 If non-zero, a jump instruction to this address, will be written
205 to the reset vector at address 0x0.
206 If you are unsure, set it to default value 0x0.
207
a116f6d5
MS
208config KERNEL_START_BOOL
209 bool "Set custom kernel base address"
210 depends on ADVANCED_OPTIONS
211 help
212 This option allows you to set the kernel virtual address at which
213 the kernel will map low memory (the kernel image will be linked at
214 this address). This can be useful in optimizing the virtual memory
215 layout of the system.
216
217 Say N here unless you know what you are doing.
218
219config KERNEL_START
220 hex "Virtual address of kernel base" if KERNEL_START_BOOL
221 default "0xc0000000" if MMU
222 default KERNEL_BASE_ADDR if !MMU
223
224config TASK_SIZE_BOOL
225 bool "Set custom user task size"
b8a84059 226 depends on ADVANCED_OPTIONS && MMU
a116f6d5
MS
227 help
228 This option allows you to set the amount of virtual address space
229 allocated to user tasks. This can be useful in optimizing the
230 virtual memory layout of the system.
231
232 Say N here unless you know what you are doing.
233
234config TASK_SIZE
235 hex "Size of user task space" if TASK_SIZE_BOOL
a116f6d5
MS
236 default "0x80000000"
237
ba9c4f88
SM
238choice
239 prompt "Page size"
240 default MICROBLAZE_4K_PAGES
241 depends on ADVANCED_OPTIONS && !MMU
242 help
243 Select the kernel logical page size. Increasing the page size
244 will reduce software overhead at each page boundary, allow
245 hardware prefetch mechanisms to be more effective, and allow
246 larger dma transfers increasing IO efficiency and reducing
247 overhead. However the utilization of memory will increase.
248 For example, each cached file will using a multiple of the
249 page size to hold its contents and the difference between the
250 end of file and the end of page is wasted.
251
252 If unsure, choose 4K_PAGES.
253
254config MICROBLAZE_4K_PAGES
255 bool "4k page size"
256
ba9c4f88
SM
257config MICROBLAZE_16K_PAGES
258 bool "16k page size"
259
6e80cff5
MS
260config MICROBLAZE_64K_PAGES
261 bool "64k page size"
ba9c4f88
SM
262
263endchoice
264
575ca288
MS
265endmenu
266
a6475c13
MS
267menu "Bus Options"
268
733cc218
MS
269config PCI_XILINX
270 bool "Xilinx PCI host bridge support"
271 depends on PCI
272
a6475c13 273endmenu