Commit | Line | Data |
---|---|---|
b2441318 | 1 | // SPDX-License-Identifier: GPL-2.0 |
facdf0ed GU |
2 | /***************************************************************************/ |
3 | ||
4 | /* | |
5 | * clk.c -- general ColdFire CPU kernel clk handling | |
6 | * | |
7 | * Copyright (C) 2009, Greg Ungerer (gerg@snapgear.com) | |
8 | */ | |
9 | ||
10 | /***************************************************************************/ | |
11 | ||
12 | #include <linux/kernel.h> | |
96c61242 | 13 | #include <linux/module.h> |
bea8bcb1 SK |
14 | #include <linux/platform_device.h> |
15 | #include <linux/mutex.h> | |
facdf0ed | 16 | #include <linux/clk.h> |
bea8bcb1 SK |
17 | #include <linux/io.h> |
18 | #include <linux/err.h> | |
facdf0ed | 19 | #include <asm/coldfire.h> |
bea8bcb1 SK |
20 | #include <asm/mcfsim.h> |
21 | #include <asm/mcfclk.h> | |
facdf0ed | 22 | |
280ef31a GU |
23 | static DEFINE_SPINLOCK(clk_lock); |
24 | ||
25 | #ifdef MCFPM_PPMCR0 | |
26 | /* | |
27 | * For more advanced ColdFire parts that have clocks that can be enabled | |
28 | * we supply enable/disable functions. These must properly define their | |
29 | * clocks in their platform specific code. | |
30 | */ | |
31 | void __clk_init_enabled(struct clk *clk) | |
facdf0ed | 32 | { |
280ef31a GU |
33 | clk->enabled = 1; |
34 | clk->clk_ops->enable(clk); | |
facdf0ed GU |
35 | } |
36 | ||
280ef31a | 37 | void __clk_init_disabled(struct clk *clk) |
facdf0ed | 38 | { |
280ef31a GU |
39 | clk->enabled = 0; |
40 | clk->clk_ops->disable(clk); | |
facdf0ed GU |
41 | } |
42 | ||
280ef31a | 43 | static void __clk_enable0(struct clk *clk) |
facdf0ed | 44 | { |
280ef31a | 45 | __raw_writeb(clk->slot, MCFPM_PPMCR0); |
facdf0ed GU |
46 | } |
47 | ||
280ef31a GU |
48 | static void __clk_disable0(struct clk *clk) |
49 | { | |
50 | __raw_writeb(clk->slot, MCFPM_PPMSR0); | |
51 | } | |
52 | ||
53 | struct clk_ops clk_ops0 = { | |
54 | .enable = __clk_enable0, | |
55 | .disable = __clk_disable0, | |
56 | }; | |
57 | ||
58 | #ifdef MCFPM_PPMCR1 | |
59 | static void __clk_enable1(struct clk *clk) | |
facdf0ed | 60 | { |
280ef31a | 61 | __raw_writeb(clk->slot, MCFPM_PPMCR1); |
facdf0ed GU |
62 | } |
63 | ||
280ef31a | 64 | static void __clk_disable1(struct clk *clk) |
facdf0ed | 65 | { |
280ef31a | 66 | __raw_writeb(clk->slot, MCFPM_PPMSR1); |
facdf0ed | 67 | } |
280ef31a GU |
68 | |
69 | struct clk_ops clk_ops1 = { | |
70 | .enable = __clk_enable1, | |
71 | .disable = __clk_disable1, | |
72 | }; | |
73 | #endif /* MCFPM_PPMCR1 */ | |
63aadb77 AB |
74 | #endif /* MCFPM_PPMCR0 */ |
75 | ||
bea8bcb1 SK |
76 | int clk_enable(struct clk *clk) |
77 | { | |
78 | unsigned long flags; | |
c1fb1bf6 DB |
79 | |
80 | if (!clk) | |
f6a4f0b4 | 81 | return 0; |
c1fb1bf6 | 82 | |
bea8bcb1 SK |
83 | spin_lock_irqsave(&clk_lock, flags); |
84 | if ((clk->enabled++ == 0) && clk->clk_ops) | |
85 | clk->clk_ops->enable(clk); | |
86 | spin_unlock_irqrestore(&clk_lock, flags); | |
87 | ||
88 | return 0; | |
89 | } | |
90 | EXPORT_SYMBOL(clk_enable); | |
91 | ||
92 | void clk_disable(struct clk *clk) | |
93 | { | |
94 | unsigned long flags; | |
742859ad MY |
95 | |
96 | if (!clk) | |
97 | return; | |
98 | ||
bea8bcb1 SK |
99 | spin_lock_irqsave(&clk_lock, flags); |
100 | if ((--clk->enabled == 0) && clk->clk_ops) | |
101 | clk->clk_ops->disable(clk); | |
102 | spin_unlock_irqrestore(&clk_lock, flags); | |
103 | } | |
104 | EXPORT_SYMBOL(clk_disable); | |
105 | ||
bea8bcb1 SK |
106 | unsigned long clk_get_rate(struct clk *clk) |
107 | { | |
94b28226 JG |
108 | if (!clk) |
109 | return 0; | |
110 | ||
bea8bcb1 SK |
111 | return clk->rate; |
112 | } | |
113 | EXPORT_SYMBOL(clk_get_rate); | |
114 | ||
eec85fa9 GU |
115 | /* dummy functions, should not be called */ |
116 | long clk_round_rate(struct clk *clk, unsigned long rate) | |
117 | { | |
118 | WARN_ON(clk); | |
119 | return 0; | |
120 | } | |
121 | EXPORT_SYMBOL(clk_round_rate); | |
122 | ||
123 | int clk_set_rate(struct clk *clk, unsigned long rate) | |
124 | { | |
125 | WARN_ON(clk); | |
126 | return 0; | |
127 | } | |
128 | EXPORT_SYMBOL(clk_set_rate); | |
129 | ||
130 | int clk_set_parent(struct clk *clk, struct clk *parent) | |
131 | { | |
132 | WARN_ON(clk); | |
133 | return 0; | |
134 | } | |
135 | EXPORT_SYMBOL(clk_set_parent); | |
136 | ||
137 | struct clk *clk_get_parent(struct clk *clk) | |
138 | { | |
139 | WARN_ON(clk); | |
140 | return NULL; | |
141 | } | |
142 | EXPORT_SYMBOL(clk_get_parent); | |
143 | ||
facdf0ed | 144 | /***************************************************************************/ |