Commit | Line | Data |
---|---|---|
b2441318 | 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
58d08319 JN |
2 | #ifndef __iop_sap_out_defs_asm_h |
3 | #define __iop_sap_out_defs_asm_h | |
4 | ||
5 | /* | |
6 | * This file is autogenerated from | |
7 | * file: iop_sap_out.r | |
8 | * | |
9 | * by ../../../tools/rdesc/bin/rdes2c -asm -outfile iop_sap_out_defs_asm.h iop_sap_out.r | |
10 | * Any changes here will be lost. | |
11 | * | |
12 | * -*- buffer-read-only: t -*- | |
13 | */ | |
14 | ||
15 | #ifndef REG_FIELD | |
16 | #define REG_FIELD( scope, reg, field, value ) \ | |
17 | REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb ) | |
18 | #define REG_FIELD_X_( value, shift ) ((value) << shift) | |
19 | #endif | |
20 | ||
21 | #ifndef REG_STATE | |
22 | #define REG_STATE( scope, reg, field, symbolic_value ) \ | |
23 | REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb ) | |
24 | #define REG_STATE_X_( k, shift ) (k << shift) | |
25 | #endif | |
26 | ||
27 | #ifndef REG_MASK | |
28 | #define REG_MASK( scope, reg, field ) \ | |
29 | REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb ) | |
30 | #define REG_MASK_X_( width, lsb ) (((1 << width)-1) << lsb) | |
31 | #endif | |
32 | ||
33 | #ifndef REG_LSB | |
34 | #define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb | |
35 | #endif | |
36 | ||
37 | #ifndef REG_BIT | |
38 | #define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit | |
39 | #endif | |
40 | ||
41 | #ifndef REG_ADDR | |
42 | #define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset) | |
43 | #define REG_ADDR_X_( inst, offs ) ((inst) + offs) | |
44 | #endif | |
45 | ||
46 | #ifndef REG_ADDR_VECT | |
47 | #define REG_ADDR_VECT( scope, inst, reg, index ) \ | |
48 | REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \ | |
49 | STRIDE_##scope##_##reg ) | |
50 | #define REG_ADDR_VECT_X_( inst, offs, index, stride ) \ | |
51 | ((inst) + offs + (index) * stride) | |
52 | #endif | |
53 | ||
54 | /* Register rw_gen_gated, scope iop_sap_out, type rw */ | |
55 | #define reg_iop_sap_out_rw_gen_gated___clk0_src___lsb 0 | |
56 | #define reg_iop_sap_out_rw_gen_gated___clk0_src___width 2 | |
57 | #define reg_iop_sap_out_rw_gen_gated___clk0_gate_src___lsb 2 | |
58 | #define reg_iop_sap_out_rw_gen_gated___clk0_gate_src___width 2 | |
59 | #define reg_iop_sap_out_rw_gen_gated___clk0_force_src___lsb 4 | |
60 | #define reg_iop_sap_out_rw_gen_gated___clk0_force_src___width 3 | |
61 | #define reg_iop_sap_out_rw_gen_gated___clk1_src___lsb 7 | |
62 | #define reg_iop_sap_out_rw_gen_gated___clk1_src___width 2 | |
63 | #define reg_iop_sap_out_rw_gen_gated___clk1_gate_src___lsb 9 | |
64 | #define reg_iop_sap_out_rw_gen_gated___clk1_gate_src___width 2 | |
65 | #define reg_iop_sap_out_rw_gen_gated___clk1_force_src___lsb 11 | |
66 | #define reg_iop_sap_out_rw_gen_gated___clk1_force_src___width 3 | |
67 | #define reg_iop_sap_out_rw_gen_gated_offset 0 | |
68 | ||
69 | /* Register rw_bus, scope iop_sap_out, type rw */ | |
70 | #define reg_iop_sap_out_rw_bus___byte0_clk_sel___lsb 0 | |
71 | #define reg_iop_sap_out_rw_bus___byte0_clk_sel___width 2 | |
72 | #define reg_iop_sap_out_rw_bus___byte0_clk_ext___lsb 2 | |
73 | #define reg_iop_sap_out_rw_bus___byte0_clk_ext___width 2 | |
74 | #define reg_iop_sap_out_rw_bus___byte0_gated_clk___lsb 4 | |
75 | #define reg_iop_sap_out_rw_bus___byte0_gated_clk___width 1 | |
76 | #define reg_iop_sap_out_rw_bus___byte0_gated_clk___bit 4 | |
77 | #define reg_iop_sap_out_rw_bus___byte0_clk_inv___lsb 5 | |
78 | #define reg_iop_sap_out_rw_bus___byte0_clk_inv___width 1 | |
79 | #define reg_iop_sap_out_rw_bus___byte0_clk_inv___bit 5 | |
80 | #define reg_iop_sap_out_rw_bus___byte0_delay___lsb 6 | |
81 | #define reg_iop_sap_out_rw_bus___byte0_delay___width 1 | |
82 | #define reg_iop_sap_out_rw_bus___byte0_delay___bit 6 | |
83 | #define reg_iop_sap_out_rw_bus___byte1_clk_sel___lsb 7 | |
84 | #define reg_iop_sap_out_rw_bus___byte1_clk_sel___width 2 | |
85 | #define reg_iop_sap_out_rw_bus___byte1_clk_ext___lsb 9 | |
86 | #define reg_iop_sap_out_rw_bus___byte1_clk_ext___width 2 | |
87 | #define reg_iop_sap_out_rw_bus___byte1_gated_clk___lsb 11 | |
88 | #define reg_iop_sap_out_rw_bus___byte1_gated_clk___width 1 | |
89 | #define reg_iop_sap_out_rw_bus___byte1_gated_clk___bit 11 | |
90 | #define reg_iop_sap_out_rw_bus___byte1_clk_inv___lsb 12 | |
91 | #define reg_iop_sap_out_rw_bus___byte1_clk_inv___width 1 | |
92 | #define reg_iop_sap_out_rw_bus___byte1_clk_inv___bit 12 | |
93 | #define reg_iop_sap_out_rw_bus___byte1_delay___lsb 13 | |
94 | #define reg_iop_sap_out_rw_bus___byte1_delay___width 1 | |
95 | #define reg_iop_sap_out_rw_bus___byte1_delay___bit 13 | |
96 | #define reg_iop_sap_out_rw_bus___byte2_clk_sel___lsb 14 | |
97 | #define reg_iop_sap_out_rw_bus___byte2_clk_sel___width 2 | |
98 | #define reg_iop_sap_out_rw_bus___byte2_clk_ext___lsb 16 | |
99 | #define reg_iop_sap_out_rw_bus___byte2_clk_ext___width 2 | |
100 | #define reg_iop_sap_out_rw_bus___byte2_gated_clk___lsb 18 | |
101 | #define reg_iop_sap_out_rw_bus___byte2_gated_clk___width 1 | |
102 | #define reg_iop_sap_out_rw_bus___byte2_gated_clk___bit 18 | |
103 | #define reg_iop_sap_out_rw_bus___byte2_clk_inv___lsb 19 | |
104 | #define reg_iop_sap_out_rw_bus___byte2_clk_inv___width 1 | |
105 | #define reg_iop_sap_out_rw_bus___byte2_clk_inv___bit 19 | |
106 | #define reg_iop_sap_out_rw_bus___byte2_delay___lsb 20 | |
107 | #define reg_iop_sap_out_rw_bus___byte2_delay___width 1 | |
108 | #define reg_iop_sap_out_rw_bus___byte2_delay___bit 20 | |
109 | #define reg_iop_sap_out_rw_bus___byte3_clk_sel___lsb 21 | |
110 | #define reg_iop_sap_out_rw_bus___byte3_clk_sel___width 2 | |
111 | #define reg_iop_sap_out_rw_bus___byte3_clk_ext___lsb 23 | |
112 | #define reg_iop_sap_out_rw_bus___byte3_clk_ext___width 2 | |
113 | #define reg_iop_sap_out_rw_bus___byte3_gated_clk___lsb 25 | |
114 | #define reg_iop_sap_out_rw_bus___byte3_gated_clk___width 1 | |
115 | #define reg_iop_sap_out_rw_bus___byte3_gated_clk___bit 25 | |
116 | #define reg_iop_sap_out_rw_bus___byte3_clk_inv___lsb 26 | |
117 | #define reg_iop_sap_out_rw_bus___byte3_clk_inv___width 1 | |
118 | #define reg_iop_sap_out_rw_bus___byte3_clk_inv___bit 26 | |
119 | #define reg_iop_sap_out_rw_bus___byte3_delay___lsb 27 | |
120 | #define reg_iop_sap_out_rw_bus___byte3_delay___width 1 | |
121 | #define reg_iop_sap_out_rw_bus___byte3_delay___bit 27 | |
122 | #define reg_iop_sap_out_rw_bus_offset 4 | |
123 | ||
124 | /* Register rw_bus_lo_oe, scope iop_sap_out, type rw */ | |
125 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_sel___lsb 0 | |
126 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_sel___width 2 | |
127 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_ext___lsb 2 | |
128 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_ext___width 2 | |
129 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_gated_clk___lsb 4 | |
130 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_gated_clk___width 1 | |
131 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_gated_clk___bit 4 | |
132 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_inv___lsb 5 | |
133 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_inv___width 1 | |
134 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_inv___bit 5 | |
135 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_delay___lsb 6 | |
136 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_delay___width 1 | |
137 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_delay___bit 6 | |
138 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_logic___lsb 7 | |
139 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_logic___width 2 | |
140 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_logic_src___lsb 9 | |
141 | #define reg_iop_sap_out_rw_bus_lo_oe___byte0_logic_src___width 2 | |
142 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_sel___lsb 11 | |
143 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_sel___width 2 | |
144 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_ext___lsb 13 | |
145 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_ext___width 2 | |
146 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_gated_clk___lsb 15 | |
147 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_gated_clk___width 1 | |
148 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_gated_clk___bit 15 | |
149 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_inv___lsb 16 | |
150 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_inv___width 1 | |
151 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_inv___bit 16 | |
152 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_delay___lsb 17 | |
153 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_delay___width 1 | |
154 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_delay___bit 17 | |
155 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_logic___lsb 18 | |
156 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_logic___width 2 | |
157 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_logic_src___lsb 20 | |
158 | #define reg_iop_sap_out_rw_bus_lo_oe___byte1_logic_src___width 2 | |
159 | #define reg_iop_sap_out_rw_bus_lo_oe_offset 8 | |
160 | ||
161 | /* Register rw_bus_hi_oe, scope iop_sap_out, type rw */ | |
162 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_sel___lsb 0 | |
163 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_sel___width 2 | |
164 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_ext___lsb 2 | |
165 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_ext___width 2 | |
166 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_gated_clk___lsb 4 | |
167 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_gated_clk___width 1 | |
168 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_gated_clk___bit 4 | |
169 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_inv___lsb 5 | |
170 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_inv___width 1 | |
171 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_inv___bit 5 | |
172 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_delay___lsb 6 | |
173 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_delay___width 1 | |
174 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_delay___bit 6 | |
175 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_logic___lsb 7 | |
176 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_logic___width 2 | |
177 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_logic_src___lsb 9 | |
178 | #define reg_iop_sap_out_rw_bus_hi_oe___byte2_logic_src___width 2 | |
179 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_sel___lsb 11 | |
180 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_sel___width 2 | |
181 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_ext___lsb 13 | |
182 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_ext___width 2 | |
183 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_gated_clk___lsb 15 | |
184 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_gated_clk___width 1 | |
185 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_gated_clk___bit 15 | |
186 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_inv___lsb 16 | |
187 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_inv___width 1 | |
188 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_inv___bit 16 | |
189 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_delay___lsb 17 | |
190 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_delay___width 1 | |
191 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_delay___bit 17 | |
192 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_logic___lsb 18 | |
193 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_logic___width 2 | |
194 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_logic_src___lsb 20 | |
195 | #define reg_iop_sap_out_rw_bus_hi_oe___byte3_logic_src___width 2 | |
196 | #define reg_iop_sap_out_rw_bus_hi_oe_offset 12 | |
197 | ||
198 | #define STRIDE_iop_sap_out_rw_gio 4 | |
199 | /* Register rw_gio, scope iop_sap_out, type rw */ | |
200 | #define reg_iop_sap_out_rw_gio___out_clk_sel___lsb 0 | |
201 | #define reg_iop_sap_out_rw_gio___out_clk_sel___width 3 | |
202 | #define reg_iop_sap_out_rw_gio___out_clk_ext___lsb 3 | |
203 | #define reg_iop_sap_out_rw_gio___out_clk_ext___width 2 | |
204 | #define reg_iop_sap_out_rw_gio___out_gated_clk___lsb 5 | |
205 | #define reg_iop_sap_out_rw_gio___out_gated_clk___width 1 | |
206 | #define reg_iop_sap_out_rw_gio___out_gated_clk___bit 5 | |
207 | #define reg_iop_sap_out_rw_gio___out_clk_inv___lsb 6 | |
208 | #define reg_iop_sap_out_rw_gio___out_clk_inv___width 1 | |
209 | #define reg_iop_sap_out_rw_gio___out_clk_inv___bit 6 | |
210 | #define reg_iop_sap_out_rw_gio___out_delay___lsb 7 | |
211 | #define reg_iop_sap_out_rw_gio___out_delay___width 1 | |
212 | #define reg_iop_sap_out_rw_gio___out_delay___bit 7 | |
213 | #define reg_iop_sap_out_rw_gio___out_logic___lsb 8 | |
214 | #define reg_iop_sap_out_rw_gio___out_logic___width 2 | |
215 | #define reg_iop_sap_out_rw_gio___out_logic_src___lsb 10 | |
216 | #define reg_iop_sap_out_rw_gio___out_logic_src___width 2 | |
217 | #define reg_iop_sap_out_rw_gio___oe_clk_sel___lsb 12 | |
218 | #define reg_iop_sap_out_rw_gio___oe_clk_sel___width 3 | |
219 | #define reg_iop_sap_out_rw_gio___oe_clk_ext___lsb 15 | |
220 | #define reg_iop_sap_out_rw_gio___oe_clk_ext___width 2 | |
221 | #define reg_iop_sap_out_rw_gio___oe_gated_clk___lsb 17 | |
222 | #define reg_iop_sap_out_rw_gio___oe_gated_clk___width 1 | |
223 | #define reg_iop_sap_out_rw_gio___oe_gated_clk___bit 17 | |
224 | #define reg_iop_sap_out_rw_gio___oe_clk_inv___lsb 18 | |
225 | #define reg_iop_sap_out_rw_gio___oe_clk_inv___width 1 | |
226 | #define reg_iop_sap_out_rw_gio___oe_clk_inv___bit 18 | |
227 | #define reg_iop_sap_out_rw_gio___oe_delay___lsb 19 | |
228 | #define reg_iop_sap_out_rw_gio___oe_delay___width 1 | |
229 | #define reg_iop_sap_out_rw_gio___oe_delay___bit 19 | |
230 | #define reg_iop_sap_out_rw_gio___oe_logic___lsb 20 | |
231 | #define reg_iop_sap_out_rw_gio___oe_logic___width 2 | |
232 | #define reg_iop_sap_out_rw_gio___oe_logic_src___lsb 22 | |
233 | #define reg_iop_sap_out_rw_gio___oe_logic_src___width 2 | |
234 | #define reg_iop_sap_out_rw_gio_offset 16 | |
235 | ||
236 | ||
237 | /* Constants */ | |
238 | #define regk_iop_sap_out_always 0x00000001 | |
239 | #define regk_iop_sap_out_and 0x00000002 | |
240 | #define regk_iop_sap_out_clk0 0x00000000 | |
241 | #define regk_iop_sap_out_clk1 0x00000001 | |
242 | #define regk_iop_sap_out_clk12 0x00000004 | |
243 | #define regk_iop_sap_out_clk200 0x00000000 | |
244 | #define regk_iop_sap_out_ext 0x00000002 | |
245 | #define regk_iop_sap_out_gated 0x00000003 | |
246 | #define regk_iop_sap_out_gio0 0x00000000 | |
247 | #define regk_iop_sap_out_gio1 0x00000000 | |
248 | #define regk_iop_sap_out_gio16 0x00000002 | |
249 | #define regk_iop_sap_out_gio17 0x00000002 | |
250 | #define regk_iop_sap_out_gio24 0x00000003 | |
251 | #define regk_iop_sap_out_gio25 0x00000003 | |
252 | #define regk_iop_sap_out_gio8 0x00000001 | |
253 | #define regk_iop_sap_out_gio9 0x00000001 | |
254 | #define regk_iop_sap_out_gio_out10 0x00000005 | |
255 | #define regk_iop_sap_out_gio_out18 0x00000006 | |
256 | #define regk_iop_sap_out_gio_out2 0x00000004 | |
257 | #define regk_iop_sap_out_gio_out26 0x00000007 | |
258 | #define regk_iop_sap_out_inv 0x00000001 | |
259 | #define regk_iop_sap_out_nand 0x00000003 | |
260 | #define regk_iop_sap_out_no 0x00000000 | |
261 | #define regk_iop_sap_out_none 0x00000000 | |
262 | #define regk_iop_sap_out_one 0x00000001 | |
263 | #define regk_iop_sap_out_rw_bus_default 0x00000000 | |
264 | #define regk_iop_sap_out_rw_bus_hi_oe_default 0x00000000 | |
265 | #define regk_iop_sap_out_rw_bus_lo_oe_default 0x00000000 | |
266 | #define regk_iop_sap_out_rw_gen_gated_default 0x00000000 | |
267 | #define regk_iop_sap_out_rw_gio_default 0x00000000 | |
268 | #define regk_iop_sap_out_rw_gio_size 0x00000020 | |
269 | #define regk_iop_sap_out_spu_gio6 0x00000002 | |
270 | #define regk_iop_sap_out_spu_gio7 0x00000003 | |
271 | #define regk_iop_sap_out_timer_grp0_tmr2 0x00000000 | |
272 | #define regk_iop_sap_out_timer_grp0_tmr3 0x00000001 | |
273 | #define regk_iop_sap_out_timer_grp1_tmr2 0x00000002 | |
274 | #define regk_iop_sap_out_timer_grp1_tmr3 0x00000003 | |
275 | #define regk_iop_sap_out_tmr200 0x00000001 | |
276 | #define regk_iop_sap_out_yes 0x00000001 | |
277 | #endif /* __iop_sap_out_defs_asm_h */ |