Merge tag 'pci-v4.5-changes' of git://git.kernel.org/pub/scm/linux/kernel/git/helgaas/pci
[linux-2.6-block.git] / arch / blackfin / include / asm / cdef_LPBlackfin.h
CommitLineData
96f1050d
RG
1/*
2 * Copyright 2005-2008 Analog Devices Inc.
3 *
4 * Licensed under the GPL-2 or later.
5 */
1394f032
BW
6
7#ifndef _CDEF_LPBLACKFIN_H
8#define _CDEF_LPBLACKFIN_H
9
10/*#if !defined(__ADSPLPBLACKFIN__)
11#warning cdef_LPBlackfin.h should only be included for 532 compatible chips.
12#endif
13*/
639f6571 14#include <asm/def_LPBlackfin.h>
1394f032
BW
15
16/*Cache & SRAM Memory*/
1394f032
BW
17#define bfin_read_SRAM_BASE_ADDRESS() bfin_read32(SRAM_BASE_ADDRESS)
18#define bfin_write_SRAM_BASE_ADDRESS(val) bfin_write32(SRAM_BASE_ADDRESS,val)
1394f032
BW
19#define bfin_read_DMEM_CONTROL() bfin_read32(DMEM_CONTROL)
20#define bfin_write_DMEM_CONTROL(val) bfin_write32(DMEM_CONTROL,val)
1394f032
BW
21#define bfin_read_DCPLB_STATUS() bfin_read32(DCPLB_STATUS)
22#define bfin_write_DCPLB_STATUS(val) bfin_write32(DCPLB_STATUS,val)
1394f032
BW
23#define bfin_read_DCPLB_FAULT_ADDR() bfin_read32(DCPLB_FAULT_ADDR)
24#define bfin_write_DCPLB_FAULT_ADDR(val) bfin_write32(DCPLB_FAULT_ADDR,val)
25/*
26#define MMR_TIMEOUT 0xFFE00010
27*/
1394f032
BW
28#define bfin_read_DCPLB_ADDR0() bfin_read32(DCPLB_ADDR0)
29#define bfin_write_DCPLB_ADDR0(val) bfin_write32(DCPLB_ADDR0,val)
1394f032
BW
30#define bfin_read_DCPLB_ADDR1() bfin_read32(DCPLB_ADDR1)
31#define bfin_write_DCPLB_ADDR1(val) bfin_write32(DCPLB_ADDR1,val)
1394f032
BW
32#define bfin_read_DCPLB_ADDR2() bfin_read32(DCPLB_ADDR2)
33#define bfin_write_DCPLB_ADDR2(val) bfin_write32(DCPLB_ADDR2,val)
1394f032
BW
34#define bfin_read_DCPLB_ADDR3() bfin_read32(DCPLB_ADDR3)
35#define bfin_write_DCPLB_ADDR3(val) bfin_write32(DCPLB_ADDR3,val)
1394f032
BW
36#define bfin_read_DCPLB_ADDR4() bfin_read32(DCPLB_ADDR4)
37#define bfin_write_DCPLB_ADDR4(val) bfin_write32(DCPLB_ADDR4,val)
1394f032
BW
38#define bfin_read_DCPLB_ADDR5() bfin_read32(DCPLB_ADDR5)
39#define bfin_write_DCPLB_ADDR5(val) bfin_write32(DCPLB_ADDR5,val)
1394f032
BW
40#define bfin_read_DCPLB_ADDR6() bfin_read32(DCPLB_ADDR6)
41#define bfin_write_DCPLB_ADDR6(val) bfin_write32(DCPLB_ADDR6,val)
1394f032
BW
42#define bfin_read_DCPLB_ADDR7() bfin_read32(DCPLB_ADDR7)
43#define bfin_write_DCPLB_ADDR7(val) bfin_write32(DCPLB_ADDR7,val)
1394f032
BW
44#define bfin_read_DCPLB_ADDR8() bfin_read32(DCPLB_ADDR8)
45#define bfin_write_DCPLB_ADDR8(val) bfin_write32(DCPLB_ADDR8,val)
1394f032
BW
46#define bfin_read_DCPLB_ADDR9() bfin_read32(DCPLB_ADDR9)
47#define bfin_write_DCPLB_ADDR9(val) bfin_write32(DCPLB_ADDR9,val)
1394f032
BW
48#define bfin_read_DCPLB_ADDR10() bfin_read32(DCPLB_ADDR10)
49#define bfin_write_DCPLB_ADDR10(val) bfin_write32(DCPLB_ADDR10,val)
1394f032
BW
50#define bfin_read_DCPLB_ADDR11() bfin_read32(DCPLB_ADDR11)
51#define bfin_write_DCPLB_ADDR11(val) bfin_write32(DCPLB_ADDR11,val)
1394f032
BW
52#define bfin_read_DCPLB_ADDR12() bfin_read32(DCPLB_ADDR12)
53#define bfin_write_DCPLB_ADDR12(val) bfin_write32(DCPLB_ADDR12,val)
1394f032
BW
54#define bfin_read_DCPLB_ADDR13() bfin_read32(DCPLB_ADDR13)
55#define bfin_write_DCPLB_ADDR13(val) bfin_write32(DCPLB_ADDR13,val)
1394f032
BW
56#define bfin_read_DCPLB_ADDR14() bfin_read32(DCPLB_ADDR14)
57#define bfin_write_DCPLB_ADDR14(val) bfin_write32(DCPLB_ADDR14,val)
1394f032
BW
58#define bfin_read_DCPLB_ADDR15() bfin_read32(DCPLB_ADDR15)
59#define bfin_write_DCPLB_ADDR15(val) bfin_write32(DCPLB_ADDR15,val)
1394f032
BW
60#define bfin_read_DCPLB_DATA0() bfin_read32(DCPLB_DATA0)
61#define bfin_write_DCPLB_DATA0(val) bfin_write32(DCPLB_DATA0,val)
1394f032
BW
62#define bfin_read_DCPLB_DATA1() bfin_read32(DCPLB_DATA1)
63#define bfin_write_DCPLB_DATA1(val) bfin_write32(DCPLB_DATA1,val)
1394f032
BW
64#define bfin_read_DCPLB_DATA2() bfin_read32(DCPLB_DATA2)
65#define bfin_write_DCPLB_DATA2(val) bfin_write32(DCPLB_DATA2,val)
1394f032
BW
66#define bfin_read_DCPLB_DATA3() bfin_read32(DCPLB_DATA3)
67#define bfin_write_DCPLB_DATA3(val) bfin_write32(DCPLB_DATA3,val)
1394f032
BW
68#define bfin_read_DCPLB_DATA4() bfin_read32(DCPLB_DATA4)
69#define bfin_write_DCPLB_DATA4(val) bfin_write32(DCPLB_DATA4,val)
1394f032
BW
70#define bfin_read_DCPLB_DATA5() bfin_read32(DCPLB_DATA5)
71#define bfin_write_DCPLB_DATA5(val) bfin_write32(DCPLB_DATA5,val)
1394f032
BW
72#define bfin_read_DCPLB_DATA6() bfin_read32(DCPLB_DATA6)
73#define bfin_write_DCPLB_DATA6(val) bfin_write32(DCPLB_DATA6,val)
1394f032
BW
74#define bfin_read_DCPLB_DATA7() bfin_read32(DCPLB_DATA7)
75#define bfin_write_DCPLB_DATA7(val) bfin_write32(DCPLB_DATA7,val)
1394f032
BW
76#define bfin_read_DCPLB_DATA8() bfin_read32(DCPLB_DATA8)
77#define bfin_write_DCPLB_DATA8(val) bfin_write32(DCPLB_DATA8,val)
1394f032
BW
78#define bfin_read_DCPLB_DATA9() bfin_read32(DCPLB_DATA9)
79#define bfin_write_DCPLB_DATA9(val) bfin_write32(DCPLB_DATA9,val)
1394f032
BW
80#define bfin_read_DCPLB_DATA10() bfin_read32(DCPLB_DATA10)
81#define bfin_write_DCPLB_DATA10(val) bfin_write32(DCPLB_DATA10,val)
1394f032
BW
82#define bfin_read_DCPLB_DATA11() bfin_read32(DCPLB_DATA11)
83#define bfin_write_DCPLB_DATA11(val) bfin_write32(DCPLB_DATA11,val)
1394f032
BW
84#define bfin_read_DCPLB_DATA12() bfin_read32(DCPLB_DATA12)
85#define bfin_write_DCPLB_DATA12(val) bfin_write32(DCPLB_DATA12,val)
1394f032
BW
86#define bfin_read_DCPLB_DATA13() bfin_read32(DCPLB_DATA13)
87#define bfin_write_DCPLB_DATA13(val) bfin_write32(DCPLB_DATA13,val)
1394f032
BW
88#define bfin_read_DCPLB_DATA14() bfin_read32(DCPLB_DATA14)
89#define bfin_write_DCPLB_DATA14(val) bfin_write32(DCPLB_DATA14,val)
1394f032
BW
90#define bfin_read_DCPLB_DATA15() bfin_read32(DCPLB_DATA15)
91#define bfin_write_DCPLB_DATA15(val) bfin_write32(DCPLB_DATA15,val)
1394f032
BW
92#define bfin_read_DTEST_COMMAND() bfin_read32(DTEST_COMMAND)
93#define bfin_write_DTEST_COMMAND(val) bfin_write32(DTEST_COMMAND,val)
94/*
95#define DTEST_INDEX 0xFFE00304
96*/
1394f032
BW
97#define bfin_read_DTEST_DATA0() bfin_read32(DTEST_DATA0)
98#define bfin_write_DTEST_DATA0(val) bfin_write32(DTEST_DATA0,val)
1394f032
BW
99#define bfin_read_DTEST_DATA1() bfin_read32(DTEST_DATA1)
100#define bfin_write_DTEST_DATA1(val) bfin_write32(DTEST_DATA1,val)
101/*
102#define DTEST_DATA2 0xFFE00408
103#define DTEST_DATA3 0xFFE0040C
104*/
1394f032
BW
105#define bfin_read_IMEM_CONTROL() bfin_read32(IMEM_CONTROL)
106#define bfin_write_IMEM_CONTROL(val) bfin_write32(IMEM_CONTROL,val)
1394f032
BW
107#define bfin_read_ICPLB_STATUS() bfin_read32(ICPLB_STATUS)
108#define bfin_write_ICPLB_STATUS(val) bfin_write32(ICPLB_STATUS,val)
1394f032
BW
109#define bfin_read_ICPLB_FAULT_ADDR() bfin_read32(ICPLB_FAULT_ADDR)
110#define bfin_write_ICPLB_FAULT_ADDR(val) bfin_write32(ICPLB_FAULT_ADDR,val)
1394f032
BW
111#define bfin_read_ICPLB_ADDR0() bfin_read32(ICPLB_ADDR0)
112#define bfin_write_ICPLB_ADDR0(val) bfin_write32(ICPLB_ADDR0,val)
1394f032
BW
113#define bfin_read_ICPLB_ADDR1() bfin_read32(ICPLB_ADDR1)
114#define bfin_write_ICPLB_ADDR1(val) bfin_write32(ICPLB_ADDR1,val)
1394f032
BW
115#define bfin_read_ICPLB_ADDR2() bfin_read32(ICPLB_ADDR2)
116#define bfin_write_ICPLB_ADDR2(val) bfin_write32(ICPLB_ADDR2,val)
1394f032
BW
117#define bfin_read_ICPLB_ADDR3() bfin_read32(ICPLB_ADDR3)
118#define bfin_write_ICPLB_ADDR3(val) bfin_write32(ICPLB_ADDR3,val)
1394f032
BW
119#define bfin_read_ICPLB_ADDR4() bfin_read32(ICPLB_ADDR4)
120#define bfin_write_ICPLB_ADDR4(val) bfin_write32(ICPLB_ADDR4,val)
1394f032
BW
121#define bfin_read_ICPLB_ADDR5() bfin_read32(ICPLB_ADDR5)
122#define bfin_write_ICPLB_ADDR5(val) bfin_write32(ICPLB_ADDR5,val)
1394f032
BW
123#define bfin_read_ICPLB_ADDR6() bfin_read32(ICPLB_ADDR6)
124#define bfin_write_ICPLB_ADDR6(val) bfin_write32(ICPLB_ADDR6,val)
1394f032
BW
125#define bfin_read_ICPLB_ADDR7() bfin_read32(ICPLB_ADDR7)
126#define bfin_write_ICPLB_ADDR7(val) bfin_write32(ICPLB_ADDR7,val)
1394f032
BW
127#define bfin_read_ICPLB_ADDR8() bfin_read32(ICPLB_ADDR8)
128#define bfin_write_ICPLB_ADDR8(val) bfin_write32(ICPLB_ADDR8,val)
1394f032
BW
129#define bfin_read_ICPLB_ADDR9() bfin_read32(ICPLB_ADDR9)
130#define bfin_write_ICPLB_ADDR9(val) bfin_write32(ICPLB_ADDR9,val)
1394f032
BW
131#define bfin_read_ICPLB_ADDR10() bfin_read32(ICPLB_ADDR10)
132#define bfin_write_ICPLB_ADDR10(val) bfin_write32(ICPLB_ADDR10,val)
1394f032
BW
133#define bfin_read_ICPLB_ADDR11() bfin_read32(ICPLB_ADDR11)
134#define bfin_write_ICPLB_ADDR11(val) bfin_write32(ICPLB_ADDR11,val)
1394f032
BW
135#define bfin_read_ICPLB_ADDR12() bfin_read32(ICPLB_ADDR12)
136#define bfin_write_ICPLB_ADDR12(val) bfin_write32(ICPLB_ADDR12,val)
1394f032
BW
137#define bfin_read_ICPLB_ADDR13() bfin_read32(ICPLB_ADDR13)
138#define bfin_write_ICPLB_ADDR13(val) bfin_write32(ICPLB_ADDR13,val)
1394f032
BW
139#define bfin_read_ICPLB_ADDR14() bfin_read32(ICPLB_ADDR14)
140#define bfin_write_ICPLB_ADDR14(val) bfin_write32(ICPLB_ADDR14,val)
1394f032
BW
141#define bfin_read_ICPLB_ADDR15() bfin_read32(ICPLB_ADDR15)
142#define bfin_write_ICPLB_ADDR15(val) bfin_write32(ICPLB_ADDR15,val)
1394f032
BW
143#define bfin_read_ICPLB_DATA0() bfin_read32(ICPLB_DATA0)
144#define bfin_write_ICPLB_DATA0(val) bfin_write32(ICPLB_DATA0,val)
1394f032
BW
145#define bfin_read_ICPLB_DATA1() bfin_read32(ICPLB_DATA1)
146#define bfin_write_ICPLB_DATA1(val) bfin_write32(ICPLB_DATA1,val)
1394f032
BW
147#define bfin_read_ICPLB_DATA2() bfin_read32(ICPLB_DATA2)
148#define bfin_write_ICPLB_DATA2(val) bfin_write32(ICPLB_DATA2,val)
1394f032
BW
149#define bfin_read_ICPLB_DATA3() bfin_read32(ICPLB_DATA3)
150#define bfin_write_ICPLB_DATA3(val) bfin_write32(ICPLB_DATA3,val)
1394f032
BW
151#define bfin_read_ICPLB_DATA4() bfin_read32(ICPLB_DATA4)
152#define bfin_write_ICPLB_DATA4(val) bfin_write32(ICPLB_DATA4,val)
1394f032
BW
153#define bfin_read_ICPLB_DATA5() bfin_read32(ICPLB_DATA5)
154#define bfin_write_ICPLB_DATA5(val) bfin_write32(ICPLB_DATA5,val)
1394f032
BW
155#define bfin_read_ICPLB_DATA6() bfin_read32(ICPLB_DATA6)
156#define bfin_write_ICPLB_DATA6(val) bfin_write32(ICPLB_DATA6,val)
1394f032
BW
157#define bfin_read_ICPLB_DATA7() bfin_read32(ICPLB_DATA7)
158#define bfin_write_ICPLB_DATA7(val) bfin_write32(ICPLB_DATA7,val)
1394f032
BW
159#define bfin_read_ICPLB_DATA8() bfin_read32(ICPLB_DATA8)
160#define bfin_write_ICPLB_DATA8(val) bfin_write32(ICPLB_DATA8,val)
1394f032
BW
161#define bfin_read_ICPLB_DATA9() bfin_read32(ICPLB_DATA9)
162#define bfin_write_ICPLB_DATA9(val) bfin_write32(ICPLB_DATA9,val)
1394f032
BW
163#define bfin_read_ICPLB_DATA10() bfin_read32(ICPLB_DATA10)
164#define bfin_write_ICPLB_DATA10(val) bfin_write32(ICPLB_DATA10,val)
1394f032
BW
165#define bfin_read_ICPLB_DATA11() bfin_read32(ICPLB_DATA11)
166#define bfin_write_ICPLB_DATA11(val) bfin_write32(ICPLB_DATA11,val)
1394f032
BW
167#define bfin_read_ICPLB_DATA12() bfin_read32(ICPLB_DATA12)
168#define bfin_write_ICPLB_DATA12(val) bfin_write32(ICPLB_DATA12,val)
1394f032
BW
169#define bfin_read_ICPLB_DATA13() bfin_read32(ICPLB_DATA13)
170#define bfin_write_ICPLB_DATA13(val) bfin_write32(ICPLB_DATA13,val)
1394f032
BW
171#define bfin_read_ICPLB_DATA14() bfin_read32(ICPLB_DATA14)
172#define bfin_write_ICPLB_DATA14(val) bfin_write32(ICPLB_DATA14,val)
1394f032
BW
173#define bfin_read_ICPLB_DATA15() bfin_read32(ICPLB_DATA15)
174#define bfin_write_ICPLB_DATA15(val) bfin_write32(ICPLB_DATA15,val)
1394f032
BW
175#define bfin_write_ITEST_COMMAND(val) bfin_write32(ITEST_COMMAND,val)
176#if 0
177#define ITEST_INDEX 0xFFE01304 /* Instruction Test Index Register */
178#endif
1394f032 179#define bfin_write_ITEST_DATA0(val) bfin_write32(ITEST_DATA0,val)
1394f032
BW
180#define bfin_write_ITEST_DATA1(val) bfin_write32(ITEST_DATA1,val)
181
ad3e01a3 182#if !ANOMALY_05000481
c0ab9387
RG
183#define bfin_read_ITEST_COMMAND() bfin_read32(ITEST_COMMAND)
184#define bfin_read_ITEST_DATA0() bfin_read32(ITEST_DATA0)
185#define bfin_read_ITEST_DATA1() bfin_read32(ITEST_DATA1)
186#endif
187
1394f032
BW
188/* Event/Interrupt Registers*/
189
1394f032
BW
190#define bfin_read_EVT0() bfin_read32(EVT0)
191#define bfin_write_EVT0(val) bfin_write32(EVT0,val)
1394f032
BW
192#define bfin_read_EVT1() bfin_read32(EVT1)
193#define bfin_write_EVT1(val) bfin_write32(EVT1,val)
1394f032
BW
194#define bfin_read_EVT2() bfin_read32(EVT2)
195#define bfin_write_EVT2(val) bfin_write32(EVT2,val)
1394f032
BW
196#define bfin_read_EVT3() bfin_read32(EVT3)
197#define bfin_write_EVT3(val) bfin_write32(EVT3,val)
1394f032
BW
198#define bfin_read_EVT4() bfin_read32(EVT4)
199#define bfin_write_EVT4(val) bfin_write32(EVT4,val)
1394f032
BW
200#define bfin_read_EVT5() bfin_read32(EVT5)
201#define bfin_write_EVT5(val) bfin_write32(EVT5,val)
1394f032
BW
202#define bfin_read_EVT6() bfin_read32(EVT6)
203#define bfin_write_EVT6(val) bfin_write32(EVT6,val)
1394f032
BW
204#define bfin_read_EVT7() bfin_read32(EVT7)
205#define bfin_write_EVT7(val) bfin_write32(EVT7,val)
1394f032
BW
206#define bfin_read_EVT8() bfin_read32(EVT8)
207#define bfin_write_EVT8(val) bfin_write32(EVT8,val)
1394f032
BW
208#define bfin_read_EVT9() bfin_read32(EVT9)
209#define bfin_write_EVT9(val) bfin_write32(EVT9,val)
1394f032
BW
210#define bfin_read_EVT10() bfin_read32(EVT10)
211#define bfin_write_EVT10(val) bfin_write32(EVT10,val)
1394f032
BW
212#define bfin_read_EVT11() bfin_read32(EVT11)
213#define bfin_write_EVT11(val) bfin_write32(EVT11,val)
1394f032
BW
214#define bfin_read_EVT12() bfin_read32(EVT12)
215#define bfin_write_EVT12(val) bfin_write32(EVT12,val)
1394f032
BW
216#define bfin_read_EVT13() bfin_read32(EVT13)
217#define bfin_write_EVT13(val) bfin_write32(EVT13,val)
1394f032
BW
218#define bfin_read_EVT14() bfin_read32(EVT14)
219#define bfin_write_EVT14(val) bfin_write32(EVT14,val)
1394f032
BW
220#define bfin_read_EVT15() bfin_read32(EVT15)
221#define bfin_write_EVT15(val) bfin_write32(EVT15,val)
ada09172
MF
222#define bfin_read_EVT_OVERRIDE() bfin_read32(EVT_OVERRIDE)
223#define bfin_write_EVT_OVERRIDE(val) bfin_write32(EVT_OVERRIDE,val)
1394f032
BW
224#define bfin_read_IMASK() bfin_read32(IMASK)
225#define bfin_write_IMASK(val) bfin_write32(IMASK,val)
1394f032
BW
226#define bfin_read_IPEND() bfin_read32(IPEND)
227#define bfin_write_IPEND(val) bfin_write32(IPEND,val)
1394f032
BW
228#define bfin_read_ILAT() bfin_read32(ILAT)
229#define bfin_write_ILAT(val) bfin_write32(ILAT,val)
ada09172
MF
230#define bfin_read_IPRIO() bfin_read32(IPRIO)
231#define bfin_write_IPRIO(val) bfin_write32(IPRIO,val)
1394f032
BW
232
233/*Core Timer Registers*/
1394f032
BW
234#define bfin_read_TCNTL() bfin_read32(TCNTL)
235#define bfin_write_TCNTL(val) bfin_write32(TCNTL,val)
1394f032
BW
236#define bfin_read_TPERIOD() bfin_read32(TPERIOD)
237#define bfin_write_TPERIOD(val) bfin_write32(TPERIOD,val)
1394f032
BW
238#define bfin_read_TSCALE() bfin_read32(TSCALE)
239#define bfin_write_TSCALE(val) bfin_write32(TSCALE,val)
1394f032
BW
240#define bfin_read_TCOUNT() bfin_read32(TCOUNT)
241#define bfin_write_TCOUNT(val) bfin_write32(TCOUNT,val)
242
243/*Debug/MP/Emulation Registers*/
1394f032
BW
244#define bfin_read_DSPID() bfin_read32(DSPID)
245#define bfin_write_DSPID(val) bfin_write32(DSPID,val)
1394f032
BW
246#define bfin_read_DBGCTL() bfin_read32(DBGCTL)
247#define bfin_write_DBGCTL(val) bfin_write32(DBGCTL,val)
1394f032
BW
248#define bfin_read_DBGSTAT() bfin_read32(DBGSTAT)
249#define bfin_write_DBGSTAT(val) bfin_write32(DBGSTAT,val)
1394f032
BW
250#define bfin_read_EMUDAT() bfin_read32(EMUDAT)
251#define bfin_write_EMUDAT(val) bfin_write32(EMUDAT,val)
252
253/*Trace Buffer Registers*/
1394f032
BW
254#define bfin_read_TBUFCTL() bfin_read32(TBUFCTL)
255#define bfin_write_TBUFCTL(val) bfin_write32(TBUFCTL,val)
1394f032
BW
256#define bfin_read_TBUFSTAT() bfin_read32(TBUFSTAT)
257#define bfin_write_TBUFSTAT(val) bfin_write32(TBUFSTAT,val)
1394f032
BW
258#define bfin_read_TBUF() bfin_read32(TBUF)
259#define bfin_write_TBUF(val) bfin_write32(TBUF,val)
260
261/*Watch Point Control Registers*/
1394f032
BW
262#define bfin_read_WPIACTL() bfin_read32(WPIACTL)
263#define bfin_write_WPIACTL(val) bfin_write32(WPIACTL,val)
1394f032
BW
264#define bfin_read_WPIA0() bfin_read32(WPIA0)
265#define bfin_write_WPIA0(val) bfin_write32(WPIA0,val)
1394f032
BW
266#define bfin_read_WPIA1() bfin_read32(WPIA1)
267#define bfin_write_WPIA1(val) bfin_write32(WPIA1,val)
1394f032
BW
268#define bfin_read_WPIA2() bfin_read32(WPIA2)
269#define bfin_write_WPIA2(val) bfin_write32(WPIA2,val)
1394f032
BW
270#define bfin_read_WPIA3() bfin_read32(WPIA3)
271#define bfin_write_WPIA3(val) bfin_write32(WPIA3,val)
1394f032
BW
272#define bfin_read_WPIA4() bfin_read32(WPIA4)
273#define bfin_write_WPIA4(val) bfin_write32(WPIA4,val)
1394f032
BW
274#define bfin_read_WPIA5() bfin_read32(WPIA5)
275#define bfin_write_WPIA5(val) bfin_write32(WPIA5,val)
1394f032
BW
276#define bfin_read_WPIACNT0() bfin_read32(WPIACNT0)
277#define bfin_write_WPIACNT0(val) bfin_write32(WPIACNT0,val)
1394f032
BW
278#define bfin_read_WPIACNT1() bfin_read32(WPIACNT1)
279#define bfin_write_WPIACNT1(val) bfin_write32(WPIACNT1,val)
1394f032
BW
280#define bfin_read_WPIACNT2() bfin_read32(WPIACNT2)
281#define bfin_write_WPIACNT2(val) bfin_write32(WPIACNT2,val)
1394f032
BW
282#define bfin_read_WPIACNT3() bfin_read32(WPIACNT3)
283#define bfin_write_WPIACNT3(val) bfin_write32(WPIACNT3,val)
1394f032
BW
284#define bfin_read_WPIACNT4() bfin_read32(WPIACNT4)
285#define bfin_write_WPIACNT4(val) bfin_write32(WPIACNT4,val)
1394f032
BW
286#define bfin_read_WPIACNT5() bfin_read32(WPIACNT5)
287#define bfin_write_WPIACNT5(val) bfin_write32(WPIACNT5,val)
1394f032
BW
288#define bfin_read_WPDACTL() bfin_read32(WPDACTL)
289#define bfin_write_WPDACTL(val) bfin_write32(WPDACTL,val)
1394f032
BW
290#define bfin_read_WPDA0() bfin_read32(WPDA0)
291#define bfin_write_WPDA0(val) bfin_write32(WPDA0,val)
1394f032
BW
292#define bfin_read_WPDA1() bfin_read32(WPDA1)
293#define bfin_write_WPDA1(val) bfin_write32(WPDA1,val)
1394f032
BW
294#define bfin_read_WPDACNT0() bfin_read32(WPDACNT0)
295#define bfin_write_WPDACNT0(val) bfin_write32(WPDACNT0,val)
1394f032
BW
296#define bfin_read_WPDACNT1() bfin_read32(WPDACNT1)
297#define bfin_write_WPDACNT1(val) bfin_write32(WPDACNT1,val)
1394f032
BW
298#define bfin_read_WPSTAT() bfin_read32(WPSTAT)
299#define bfin_write_WPSTAT(val) bfin_write32(WPSTAT,val)
300
301/*Performance Monitor Registers*/
1394f032
BW
302#define bfin_read_PFCTL() bfin_read32(PFCTL)
303#define bfin_write_PFCTL(val) bfin_write32(PFCTL,val)
1394f032
BW
304#define bfin_read_PFCNTR0() bfin_read32(PFCNTR0)
305#define bfin_write_PFCNTR0(val) bfin_write32(PFCNTR0,val)
1394f032
BW
306#define bfin_read_PFCNTR1() bfin_read32(PFCNTR1)
307#define bfin_write_PFCNTR1(val) bfin_write32(PFCNTR1,val)
308
1394f032 309#endif /* _CDEF_LPBLACKFIN_H */