Commit | Line | Data |
---|---|---|
9703d9d7 CM |
1 | /* |
2 | * Based on arch/arm/kernel/setup.c | |
3 | * | |
4 | * Copyright (C) 1995-2001 Russell King | |
5 | * Copyright (C) 2012 ARM Ltd. | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or modify | |
8 | * it under the terms of the GNU General Public License version 2 as | |
9 | * published by the Free Software Foundation. | |
10 | * | |
11 | * This program is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | * GNU General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU General Public License | |
17 | * along with this program. If not, see <http://www.gnu.org/licenses/>. | |
18 | */ | |
19 | ||
20 | #include <linux/export.h> | |
21 | #include <linux/kernel.h> | |
22 | #include <linux/stddef.h> | |
23 | #include <linux/ioport.h> | |
24 | #include <linux/delay.h> | |
25 | #include <linux/utsname.h> | |
26 | #include <linux/initrd.h> | |
27 | #include <linux/console.h> | |
a41dc0e8 | 28 | #include <linux/cache.h> |
9703d9d7 CM |
29 | #include <linux/bootmem.h> |
30 | #include <linux/seq_file.h> | |
31 | #include <linux/screen_info.h> | |
32 | #include <linux/init.h> | |
33 | #include <linux/kexec.h> | |
34 | #include <linux/crash_dump.h> | |
35 | #include <linux/root_dev.h> | |
de79a64d | 36 | #include <linux/clk-provider.h> |
9703d9d7 CM |
37 | #include <linux/cpu.h> |
38 | #include <linux/interrupt.h> | |
39 | #include <linux/smp.h> | |
40 | #include <linux/fs.h> | |
41 | #include <linux/proc_fs.h> | |
42 | #include <linux/memblock.h> | |
43 | #include <linux/of_fdt.h> | |
d6bafb9b | 44 | #include <linux/of_platform.h> |
9703d9d7 | 45 | |
bf4b558e | 46 | #include <asm/fixmap.h> |
9703d9d7 CM |
47 | #include <asm/cputype.h> |
48 | #include <asm/elf.h> | |
49 | #include <asm/cputable.h> | |
e8765b26 | 50 | #include <asm/cpu_ops.h> |
9703d9d7 CM |
51 | #include <asm/sections.h> |
52 | #include <asm/setup.h> | |
4c7aa002 | 53 | #include <asm/smp_plat.h> |
9703d9d7 CM |
54 | #include <asm/cacheflush.h> |
55 | #include <asm/tlbflush.h> | |
56 | #include <asm/traps.h> | |
57 | #include <asm/memblock.h> | |
e790f1de | 58 | #include <asm/psci.h> |
9703d9d7 CM |
59 | |
60 | unsigned int processor_id; | |
61 | EXPORT_SYMBOL(processor_id); | |
62 | ||
25804e6a | 63 | unsigned long elf_hwcap __read_mostly; |
9703d9d7 CM |
64 | EXPORT_SYMBOL_GPL(elf_hwcap); |
65 | ||
46efe547 SK |
66 | #ifdef CONFIG_COMPAT |
67 | #define COMPAT_ELF_HWCAP_DEFAULT \ | |
68 | (COMPAT_HWCAP_HALF|COMPAT_HWCAP_THUMB|\ | |
69 | COMPAT_HWCAP_FAST_MULT|COMPAT_HWCAP_EDSP|\ | |
70 | COMPAT_HWCAP_TLS|COMPAT_HWCAP_VFP|\ | |
71 | COMPAT_HWCAP_VFPv3|COMPAT_HWCAP_VFPv4|\ | |
72 | COMPAT_HWCAP_NEON|COMPAT_HWCAP_IDIV) | |
73 | unsigned int compat_elf_hwcap __read_mostly = COMPAT_ELF_HWCAP_DEFAULT; | |
28964d32 | 74 | unsigned int compat_elf_hwcap2 __read_mostly; |
46efe547 SK |
75 | #endif |
76 | ||
9703d9d7 CM |
77 | static const char *cpu_name; |
78 | static const char *machine_name; | |
79 | phys_addr_t __fdt_pointer __initdata; | |
80 | ||
81 | /* | |
82 | * Standard memory resources | |
83 | */ | |
84 | static struct resource mem_res[] = { | |
85 | { | |
86 | .name = "Kernel code", | |
87 | .start = 0, | |
88 | .end = 0, | |
89 | .flags = IORESOURCE_MEM | |
90 | }, | |
91 | { | |
92 | .name = "Kernel data", | |
93 | .start = 0, | |
94 | .end = 0, | |
95 | .flags = IORESOURCE_MEM | |
96 | } | |
97 | }; | |
98 | ||
99 | #define kernel_code mem_res[0] | |
100 | #define kernel_data mem_res[1] | |
101 | ||
102 | void __init early_print(const char *str, ...) | |
103 | { | |
104 | char buf[256]; | |
105 | va_list ap; | |
106 | ||
107 | va_start(ap, str); | |
108 | vsnprintf(buf, sizeof(buf), str, ap); | |
109 | va_end(ap); | |
110 | ||
111 | printk("%s", buf); | |
112 | } | |
113 | ||
71586276 WD |
114 | void __init smp_setup_processor_id(void) |
115 | { | |
116 | /* | |
117 | * clear __my_cpu_offset on boot CPU to avoid hang caused by | |
118 | * using percpu variable early, for example, lockdep will | |
119 | * access percpu variable inside lock_release | |
120 | */ | |
121 | set_my_cpu_offset(0); | |
122 | } | |
123 | ||
6e15d0e0 SK |
124 | bool arch_match_cpu_phys_id(int cpu, u64 phys_id) |
125 | { | |
126 | return phys_id == cpu_logical_map(cpu); | |
127 | } | |
128 | ||
976d7d3f LP |
129 | struct mpidr_hash mpidr_hash; |
130 | #ifdef CONFIG_SMP | |
131 | /** | |
132 | * smp_build_mpidr_hash - Pre-compute shifts required at each affinity | |
133 | * level in order to build a linear index from an | |
134 | * MPIDR value. Resulting algorithm is a collision | |
135 | * free hash carried out through shifting and ORing | |
136 | */ | |
137 | static void __init smp_build_mpidr_hash(void) | |
138 | { | |
139 | u32 i, affinity, fs[4], bits[4], ls; | |
140 | u64 mask = 0; | |
141 | /* | |
142 | * Pre-scan the list of MPIDRS and filter out bits that do | |
143 | * not contribute to affinity levels, ie they never toggle. | |
144 | */ | |
145 | for_each_possible_cpu(i) | |
146 | mask |= (cpu_logical_map(i) ^ cpu_logical_map(0)); | |
147 | pr_debug("mask of set bits %#llx\n", mask); | |
148 | /* | |
149 | * Find and stash the last and first bit set at all affinity levels to | |
150 | * check how many bits are required to represent them. | |
151 | */ | |
152 | for (i = 0; i < 4; i++) { | |
153 | affinity = MPIDR_AFFINITY_LEVEL(mask, i); | |
154 | /* | |
155 | * Find the MSB bit and LSB bits position | |
156 | * to determine how many bits are required | |
157 | * to express the affinity level. | |
158 | */ | |
159 | ls = fls(affinity); | |
160 | fs[i] = affinity ? ffs(affinity) - 1 : 0; | |
161 | bits[i] = ls - fs[i]; | |
162 | } | |
163 | /* | |
164 | * An index can be created from the MPIDR_EL1 by isolating the | |
165 | * significant bits at each affinity level and by shifting | |
166 | * them in order to compress the 32 bits values space to a | |
167 | * compressed set of values. This is equivalent to hashing | |
168 | * the MPIDR_EL1 through shifting and ORing. It is a collision free | |
169 | * hash though not minimal since some levels might contain a number | |
170 | * of CPUs that is not an exact power of 2 and their bit | |
171 | * representation might contain holes, eg MPIDR_EL1[7:0] = {0x2, 0x80}. | |
172 | */ | |
173 | mpidr_hash.shift_aff[0] = MPIDR_LEVEL_SHIFT(0) + fs[0]; | |
174 | mpidr_hash.shift_aff[1] = MPIDR_LEVEL_SHIFT(1) + fs[1] - bits[0]; | |
175 | mpidr_hash.shift_aff[2] = MPIDR_LEVEL_SHIFT(2) + fs[2] - | |
176 | (bits[1] + bits[0]); | |
177 | mpidr_hash.shift_aff[3] = MPIDR_LEVEL_SHIFT(3) + | |
178 | fs[3] - (bits[2] + bits[1] + bits[0]); | |
179 | mpidr_hash.mask = mask; | |
180 | mpidr_hash.bits = bits[3] + bits[2] + bits[1] + bits[0]; | |
181 | pr_debug("MPIDR hash: aff0[%u] aff1[%u] aff2[%u] aff3[%u] mask[%#llx] bits[%u]\n", | |
182 | mpidr_hash.shift_aff[0], | |
183 | mpidr_hash.shift_aff[1], | |
184 | mpidr_hash.shift_aff[2], | |
185 | mpidr_hash.shift_aff[3], | |
186 | mpidr_hash.mask, | |
187 | mpidr_hash.bits); | |
188 | /* | |
189 | * 4x is an arbitrary value used to warn on a hash table much bigger | |
190 | * than expected on most systems. | |
191 | */ | |
192 | if (mpidr_hash_size() > 4 * num_possible_cpus()) | |
193 | pr_warn("Large number of MPIDR hash buckets detected\n"); | |
194 | __flush_dcache_area(&mpidr_hash, sizeof(struct mpidr_hash)); | |
195 | } | |
196 | #endif | |
197 | ||
9703d9d7 CM |
198 | static void __init setup_processor(void) |
199 | { | |
200 | struct cpu_info *cpu_info; | |
4bff28cc | 201 | u64 features, block; |
a41dc0e8 CM |
202 | u32 cwg; |
203 | int cls; | |
9703d9d7 | 204 | |
9703d9d7 CM |
205 | cpu_info = lookup_processor_type(read_cpuid_id()); |
206 | if (!cpu_info) { | |
207 | printk("CPU configuration botched (ID %08x), unable to continue.\n", | |
208 | read_cpuid_id()); | |
209 | while (1); | |
210 | } | |
211 | ||
212 | cpu_name = cpu_info->cpu_name; | |
213 | ||
214 | printk("CPU: %s [%08x] revision %d\n", | |
215 | cpu_name, read_cpuid_id(), read_cpuid_id() & 15); | |
216 | ||
94ed1f2c | 217 | sprintf(init_utsname()->machine, ELF_PLATFORM); |
9703d9d7 | 218 | elf_hwcap = 0; |
4bff28cc | 219 | |
a41dc0e8 CM |
220 | /* |
221 | * Check for sane CTR_EL0.CWG value. | |
222 | */ | |
223 | cwg = cache_type_cwg(); | |
224 | cls = cache_line_size(); | |
225 | if (!cwg) | |
226 | pr_warn("No Cache Writeback Granule information, assuming cache line size %d\n", | |
227 | cls); | |
228 | if (L1_CACHE_BYTES < cls) | |
229 | pr_warn("L1_CACHE_BYTES smaller than the Cache Writeback Granule (%d < %d)\n", | |
230 | L1_CACHE_BYTES, cls); | |
231 | ||
4bff28cc SC |
232 | /* |
233 | * ID_AA64ISAR0_EL1 contains 4-bit wide signed feature blocks. | |
234 | * The blocks we test below represent incremental functionality | |
235 | * for non-negative values. Negative values are reserved. | |
236 | */ | |
237 | features = read_cpuid(ID_AA64ISAR0_EL1); | |
238 | block = (features >> 4) & 0xf; | |
239 | if (!(block & 0x8)) { | |
240 | switch (block) { | |
241 | default: | |
242 | case 2: | |
243 | elf_hwcap |= HWCAP_PMULL; | |
244 | case 1: | |
245 | elf_hwcap |= HWCAP_AES; | |
246 | case 0: | |
247 | break; | |
248 | } | |
249 | } | |
250 | ||
251 | block = (features >> 8) & 0xf; | |
252 | if (block && !(block & 0x8)) | |
253 | elf_hwcap |= HWCAP_SHA1; | |
254 | ||
255 | block = (features >> 12) & 0xf; | |
256 | if (block && !(block & 0x8)) | |
257 | elf_hwcap |= HWCAP_SHA2; | |
258 | ||
259 | block = (features >> 16) & 0xf; | |
260 | if (block && !(block & 0x8)) | |
261 | elf_hwcap |= HWCAP_CRC32; | |
4cf761cd AB |
262 | |
263 | #ifdef CONFIG_COMPAT | |
264 | /* | |
265 | * ID_ISAR5_EL1 carries similar information as above, but pertaining to | |
266 | * the Aarch32 32-bit execution state. | |
267 | */ | |
268 | features = read_cpuid(ID_ISAR5_EL1); | |
269 | block = (features >> 4) & 0xf; | |
270 | if (!(block & 0x8)) { | |
271 | switch (block) { | |
272 | default: | |
273 | case 2: | |
274 | compat_elf_hwcap2 |= COMPAT_HWCAP2_PMULL; | |
275 | case 1: | |
276 | compat_elf_hwcap2 |= COMPAT_HWCAP2_AES; | |
277 | case 0: | |
278 | break; | |
279 | } | |
280 | } | |
281 | ||
282 | block = (features >> 8) & 0xf; | |
283 | if (block && !(block & 0x8)) | |
284 | compat_elf_hwcap2 |= COMPAT_HWCAP2_SHA1; | |
285 | ||
286 | block = (features >> 12) & 0xf; | |
287 | if (block && !(block & 0x8)) | |
288 | compat_elf_hwcap2 |= COMPAT_HWCAP2_SHA2; | |
289 | ||
290 | block = (features >> 16) & 0xf; | |
291 | if (block && !(block & 0x8)) | |
292 | compat_elf_hwcap2 |= COMPAT_HWCAP2_CRC32; | |
293 | #endif | |
9703d9d7 CM |
294 | } |
295 | ||
296 | static void __init setup_machine_fdt(phys_addr_t dt_phys) | |
297 | { | |
d5189cc5 | 298 | if (!dt_phys || !early_init_dt_scan(phys_to_virt(dt_phys))) { |
9703d9d7 CM |
299 | early_print("\n" |
300 | "Error: invalid device tree blob at physical address 0x%p (virtual address 0x%p)\n" | |
d5189cc5 | 301 | "The dtb must be 8-byte aligned and passed in the first 512MB of memory\n" |
9703d9d7 | 302 | "\nPlease check your bootloader.\n", |
d5189cc5 | 303 | dt_phys, phys_to_virt(dt_phys)); |
9703d9d7 CM |
304 | |
305 | while (true) | |
306 | cpu_relax(); | |
307 | } | |
308 | ||
f2b99bcc | 309 | machine_name = of_flat_dt_get_machine_name(); |
9703d9d7 CM |
310 | } |
311 | ||
9703d9d7 CM |
312 | /* |
313 | * Limit the memory size that was specified via FDT. | |
314 | */ | |
315 | static int __init early_mem(char *p) | |
316 | { | |
317 | phys_addr_t limit; | |
318 | ||
319 | if (!p) | |
320 | return 1; | |
321 | ||
322 | limit = memparse(p, &p) & PAGE_MASK; | |
323 | pr_notice("Memory limited to %lldMB\n", limit >> 20); | |
324 | ||
325 | memblock_enforce_memory_limit(limit); | |
326 | ||
327 | return 0; | |
328 | } | |
329 | early_param("mem", early_mem); | |
330 | ||
331 | static void __init request_standard_resources(void) | |
332 | { | |
333 | struct memblock_region *region; | |
334 | struct resource *res; | |
335 | ||
336 | kernel_code.start = virt_to_phys(_text); | |
337 | kernel_code.end = virt_to_phys(_etext - 1); | |
338 | kernel_data.start = virt_to_phys(_sdata); | |
339 | kernel_data.end = virt_to_phys(_end - 1); | |
340 | ||
341 | for_each_memblock(memory, region) { | |
342 | res = alloc_bootmem_low(sizeof(*res)); | |
343 | res->name = "System RAM"; | |
344 | res->start = __pfn_to_phys(memblock_region_memory_base_pfn(region)); | |
345 | res->end = __pfn_to_phys(memblock_region_memory_end_pfn(region)) - 1; | |
346 | res->flags = IORESOURCE_MEM | IORESOURCE_BUSY; | |
347 | ||
348 | request_resource(&iomem_resource, res); | |
349 | ||
350 | if (kernel_code.start >= res->start && | |
351 | kernel_code.end <= res->end) | |
352 | request_resource(res, &kernel_code); | |
353 | if (kernel_data.start >= res->start && | |
354 | kernel_data.end <= res->end) | |
355 | request_resource(res, &kernel_data); | |
356 | } | |
357 | } | |
358 | ||
4c7aa002 JM |
359 | u64 __cpu_logical_map[NR_CPUS] = { [0 ... NR_CPUS-1] = INVALID_HWID }; |
360 | ||
9703d9d7 CM |
361 | void __init setup_arch(char **cmdline_p) |
362 | { | |
b3bf6aa7 CM |
363 | /* |
364 | * Unmask asynchronous aborts early to catch possible system errors. | |
365 | */ | |
366 | local_async_enable(); | |
367 | ||
9703d9d7 CM |
368 | setup_processor(); |
369 | ||
370 | setup_machine_fdt(__fdt_pointer); | |
371 | ||
372 | init_mm.start_code = (unsigned long) _text; | |
373 | init_mm.end_code = (unsigned long) _etext; | |
374 | init_mm.end_data = (unsigned long) _edata; | |
375 | init_mm.brk = (unsigned long) _end; | |
376 | ||
377 | *cmdline_p = boot_command_line; | |
378 | ||
0bf757c7 | 379 | init_mem_pgprot(); |
bf4b558e | 380 | early_ioremap_init(); |
0bf757c7 | 381 | |
9703d9d7 CM |
382 | parse_early_param(); |
383 | ||
384 | arm64_memblock_init(); | |
385 | ||
386 | paging_init(); | |
387 | request_standard_resources(); | |
388 | ||
389 | unflatten_device_tree(); | |
390 | ||
e790f1de WD |
391 | psci_init(); |
392 | ||
4c7aa002 | 393 | cpu_logical_map(0) = read_cpuid_mpidr() & MPIDR_HWID_BITMASK; |
e8765b26 | 394 | cpu_read_bootcpu_ops(); |
9703d9d7 CM |
395 | #ifdef CONFIG_SMP |
396 | smp_init_cpus(); | |
976d7d3f | 397 | smp_build_mpidr_hash(); |
9703d9d7 CM |
398 | #endif |
399 | ||
400 | #ifdef CONFIG_VT | |
401 | #if defined(CONFIG_VGA_CONSOLE) | |
402 | conswitchp = &vga_con; | |
403 | #elif defined(CONFIG_DUMMY_CONSOLE) | |
404 | conswitchp = &dummy_con; | |
405 | #endif | |
406 | #endif | |
407 | } | |
408 | ||
c560ecfe | 409 | static int __init arm64_device_init(void) |
de79a64d | 410 | { |
c560ecfe | 411 | of_platform_populate(NULL, of_default_bus_match_table, NULL, NULL); |
de79a64d CM |
412 | return 0; |
413 | } | |
6ecba8eb | 414 | arch_initcall_sync(arm64_device_init); |
de79a64d | 415 | |
9703d9d7 CM |
416 | static DEFINE_PER_CPU(struct cpu, cpu_data); |
417 | ||
418 | static int __init topology_init(void) | |
419 | { | |
420 | int i; | |
421 | ||
422 | for_each_possible_cpu(i) { | |
423 | struct cpu *cpu = &per_cpu(cpu_data, i); | |
424 | cpu->hotpluggable = 1; | |
425 | register_cpu(cpu, i); | |
426 | } | |
427 | ||
428 | return 0; | |
429 | } | |
430 | subsys_initcall(topology_init); | |
431 | ||
432 | static const char *hwcap_str[] = { | |
433 | "fp", | |
434 | "asimd", | |
46efe547 | 435 | "evtstrm", |
4bff28cc SC |
436 | "aes", |
437 | "pmull", | |
438 | "sha1", | |
439 | "sha2", | |
440 | "crc32", | |
9703d9d7 CM |
441 | NULL |
442 | }; | |
443 | ||
444 | static int c_show(struct seq_file *m, void *v) | |
445 | { | |
446 | int i; | |
447 | ||
448 | seq_printf(m, "Processor\t: %s rev %d (%s)\n", | |
449 | cpu_name, read_cpuid_id() & 15, ELF_PLATFORM); | |
450 | ||
451 | for_each_online_cpu(i) { | |
452 | /* | |
453 | * glibc reads /proc/cpuinfo to determine the number of | |
454 | * online processors, looking for lines beginning with | |
455 | * "processor". Give glibc what it expects. | |
456 | */ | |
457 | #ifdef CONFIG_SMP | |
458 | seq_printf(m, "processor\t: %d\n", i); | |
459 | #endif | |
9703d9d7 CM |
460 | } |
461 | ||
462 | /* dump out the processor features */ | |
463 | seq_puts(m, "Features\t: "); | |
464 | ||
465 | for (i = 0; hwcap_str[i]; i++) | |
466 | if (elf_hwcap & (1 << i)) | |
467 | seq_printf(m, "%s ", hwcap_str[i]); | |
468 | ||
469 | seq_printf(m, "\nCPU implementer\t: 0x%02x\n", read_cpuid_id() >> 24); | |
470 | seq_printf(m, "CPU architecture: AArch64\n"); | |
471 | seq_printf(m, "CPU variant\t: 0x%x\n", (read_cpuid_id() >> 20) & 15); | |
472 | seq_printf(m, "CPU part\t: 0x%03x\n", (read_cpuid_id() >> 4) & 0xfff); | |
473 | seq_printf(m, "CPU revision\t: %d\n", read_cpuid_id() & 15); | |
474 | ||
475 | seq_puts(m, "\n"); | |
476 | ||
477 | seq_printf(m, "Hardware\t: %s\n", machine_name); | |
478 | ||
479 | return 0; | |
480 | } | |
481 | ||
482 | static void *c_start(struct seq_file *m, loff_t *pos) | |
483 | { | |
484 | return *pos < 1 ? (void *)1 : NULL; | |
485 | } | |
486 | ||
487 | static void *c_next(struct seq_file *m, void *v, loff_t *pos) | |
488 | { | |
489 | ++*pos; | |
490 | return NULL; | |
491 | } | |
492 | ||
493 | static void c_stop(struct seq_file *m, void *v) | |
494 | { | |
495 | } | |
496 | ||
497 | const struct seq_operations cpuinfo_op = { | |
498 | .start = c_start, | |
499 | .next = c_next, | |
500 | .stop = c_stop, | |
501 | .show = c_show | |
502 | }; |