projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
arm64: mm: move vmemmap region right below the linear region
[linux-2.6-block.git] / arch / arm64 / include / asm / pgtable.h
CommitLineData
4f04d8f0
CM		 1/*
2 * Copyright (C) 2012 ARM Ltd.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
12 *
13 * You should have received a copy of the GNU General Public License
14 * along with this program. If not, see <http://www.gnu.org/licenses/>.
15 */
16#ifndef __ASM_PGTABLE_H
17#define __ASM_PGTABLE_H
18
2f4b829c 19#include <asm/bug.h>
4f04d8f0
CM		 20#include <asm/proc-fns.h>
21
22#include <asm/memory.h>
23#include <asm/pgtable-hwdef.h>
3eca86e7 24#include <asm/pgtable-prot.h>
4f04d8f0
CM		 25
26/*
3e1907d5 27 * VMALLOC range.
08375198 28 *
f9040773 29 * VMALLOC_START: beginning of the kernel vmalloc space
3e1907d5
AB		 30 * VMALLOC_END: extends to the available space below vmmemmap, PCI I/O space
31 * and fixed mappings
4f04d8f0 32 */
f9040773 33#define VMALLOC_START (MODULES_END)
08375198 34#define VMALLOC_END (PAGE_OFFSET - PUD_SIZE - VMEMMAP_SIZE - SZ_64K)
4f04d8f0 35
3bab79ed 36#define vmemmap ((struct page *)VMEMMAP_START - (memstart_addr >> PAGE_SHIFT))
4f04d8f0 37
d016bf7e 38#define FIRST_USER_ADDRESS 0UL
4f04d8f0
CM		 39
40#ifndef __ASSEMBLY__
2f4b829c 41
961faac1 42#include <asm/fixmap.h>
2f4b829c
CM		 43#include <linux/mmdebug.h>
44
4f04d8f0
CM		 45extern void __pte_error(const char *file, int line, unsigned long val);
46extern void __pmd_error(const char *file, int line, unsigned long val);
c79b954b 47extern void __pud_error(const char *file, int line, unsigned long val);
4f04d8f0
CM		 48extern void __pgd_error(const char *file, int line, unsigned long val);
49
4f04d8f0
CM		 50/*
51 * ZERO_PAGE is a global shared page that is always zero: used
52 * for zero-mapped memory areas etc..
53 */
5227cfa7 54extern unsigned long empty_zero_page[PAGE_SIZE / sizeof(unsigned long)];
22b6f3b0 55#define ZERO_PAGE(vaddr) pfn_to_page(PHYS_PFN(__pa(empty_zero_page)))
4f04d8f0 56
7078db46
CM		 57#define pte_ERROR(pte) __pte_error(__FILE__, __LINE__, pte_val(pte))
58
4f04d8f0
CM		 59#define pte_pfn(pte) ((pte_val(pte) & PHYS_MASK) >> PAGE_SHIFT)
60
61#define pfn_pte(pfn,prot) (__pte(((phys_addr_t)(pfn) << PAGE_SHIFT) | pgprot_val(prot)))
62
63#define pte_none(pte) (!pte_val(pte))
64#define pte_clear(mm,addr,ptep) set_pte(ptep, __pte(0))
65#define pte_page(pte) (pfn_to_page(pte_pfn(pte)))
7078db46 66
4f04d8f0
CM		 67/*
68 * The following only work if pte_present(). Undefined behaviour otherwise.
69 */
84fe6826 70#define pte_present(pte) (!!(pte_val(pte) & (PTE_VALID | PTE_PROT_NONE)))
84fe6826
SC		 71#define pte_young(pte) (!!(pte_val(pte) & PTE_AF))
72#define pte_special(pte) (!!(pte_val(pte) & PTE_SPECIAL))
73#define pte_write(pte) (!!(pte_val(pte) & PTE_WRITE))
8e620b04 74#define pte_exec(pte) (!(pte_val(pte) & PTE_UXN))
93ef666a 75#define pte_cont(pte) (!!(pte_val(pte) & PTE_CONT))
ac15bd63 76#define pte_user(pte) (!!(pte_val(pte) & PTE_USER))
4f04d8f0 77
2f4b829c 78#ifdef CONFIG_ARM64_HW_AFDBM
b847415c 79#define pte_hw_dirty(pte) (pte_write(pte) && !(pte_val(pte) & PTE_RDONLY))
2f4b829c
CM		 80#else
81#define pte_hw_dirty(pte) (0)
82#endif
83#define pte_sw_dirty(pte) (!!(pte_val(pte) & PTE_DIRTY))
84#define pte_dirty(pte) (pte_sw_dirty(pte) || pte_hw_dirty(pte))
85
766ffb69 86#define pte_valid(pte) (!!(pte_val(pte) & PTE_VALID))
7f0b1bf0
CM		 87#define pte_valid_not_user(pte) \
88 ((pte_val(pte) & (PTE_VALID | PTE_USER)) == PTE_VALID)
76c714be
WD		 89#define pte_valid_young(pte) \
90 ((pte_val(pte) & (PTE_VALID | PTE_AF)) == (PTE_VALID | PTE_AF))
91
92/*
93 * Could the pte be present in the TLB? We must check mm_tlb_flush_pending
94 * so that we don't erroneously return false for pages that have been
95 * remapped as PROT_NONE but are yet to be flushed from the TLB.
96 */
97#define pte_accessible(mm, pte) \
98 (mm_tlb_flush_pending(mm) ? pte_present(pte) : pte_valid_young(pte))
4f04d8f0 99
b6d4f280 100static inline pte_t clear_pte_bit(pte_t pte, pgprot_t prot)
44b6dfc5 101{
b6d4f280 102 pte_val(pte) &= ~pgprot_val(prot);
44b6dfc5
SC		 103 return pte;
104}
105
b6d4f280 106static inline pte_t set_pte_bit(pte_t pte, pgprot_t prot)
44b6dfc5 107{
b6d4f280 108 pte_val(pte) |= pgprot_val(prot);
44b6dfc5
SC		 109 return pte;
110}
111
b6d4f280
LA		 112static inline pte_t pte_wrprotect(pte_t pte)
113{
114 return clear_pte_bit(pte, __pgprot(PTE_WRITE));
115}
116
117static inline pte_t pte_mkwrite(pte_t pte)
118{
119 return set_pte_bit(pte, __pgprot(PTE_WRITE));
120}
121
44b6dfc5
SC		 122static inline pte_t pte_mkclean(pte_t pte)
123{
b6d4f280 124 return clear_pte_bit(pte, __pgprot(PTE_DIRTY));
44b6dfc5
SC		 125}
126
127static inline pte_t pte_mkdirty(pte_t pte)
128{
b6d4f280 129 return set_pte_bit(pte, __pgprot(PTE_DIRTY));
44b6dfc5
SC		 130}
131
132static inline pte_t pte_mkold(pte_t pte)
133{
b6d4f280 134 return clear_pte_bit(pte, __pgprot(PTE_AF));
44b6dfc5
SC		 135}
136
137static inline pte_t pte_mkyoung(pte_t pte)
138{
b6d4f280 139 return set_pte_bit(pte, __pgprot(PTE_AF));
44b6dfc5
SC		 140}
141
142static inline pte_t pte_mkspecial(pte_t pte)
143{
b6d4f280 144 return set_pte_bit(pte, __pgprot(PTE_SPECIAL));
44b6dfc5 145}
4f04d8f0 146
93ef666a
JL		 147static inline pte_t pte_mkcont(pte_t pte)
148{
66b3923a
DW		 149 pte = set_pte_bit(pte, __pgprot(PTE_CONT));
150 return set_pte_bit(pte, __pgprot(PTE_TYPE_PAGE));
93ef666a
JL		 151}
152
153static inline pte_t pte_mknoncont(pte_t pte)
154{
155 return clear_pte_bit(pte, __pgprot(PTE_CONT));
156}
157
66b3923a
DW		 158static inline pmd_t pmd_mkcont(pmd_t pmd)
159{
160 return __pmd(pmd_val(pmd) | PMD_SECT_CONT);
161}
162
4f04d8f0
CM		 163static inline void set_pte(pte_t *ptep, pte_t pte)
164{
165 *ptep = pte;
7f0b1bf0
CM		 166
167 /*
168 * Only if the new pte is valid and kernel, otherwise TLB maintenance
169 * or update_mmu_cache() have the necessary barriers.
170 */
171 if (pte_valid_not_user(pte)) {
172 dsb(ishst);
173 isb();
174 }
4f04d8f0
CM		 175}
176
2f4b829c
CM		 177struct mm_struct;
178struct vm_area_struct;
179
4f04d8f0
CM		 180extern void __sync_icache_dcache(pte_t pteval, unsigned long addr);
181
2f4b829c
CM		 182/*
183 * PTE bits configuration in the presence of hardware Dirty Bit Management
184 * (PTE_WRITE == PTE_DBM):
185 *
186 * Dirty Writable | PTE_RDONLY PTE_WRITE PTE_DIRTY (sw)
187 * 0 0 | 1 0 0
188 * 0 1 | 1 1 0
189 * 1 0 | 1 0 1
190 * 1 1 | 0 1 x
191 *
192 * When hardware DBM is not present, the sofware PTE_DIRTY bit is updated via
193 * the page fault mechanism. Checking the dirty status of a pte becomes:
194 *
b847415c 195 * PTE_DIRTY || (PTE_WRITE && !PTE_RDONLY)
2f4b829c 196 */
4f04d8f0
CM		 197static inline void set_pte_at(struct mm_struct *mm, unsigned long addr,
198 pte_t *ptep, pte_t pte)
199{
fdc69e7d 200 if (pte_present(pte)) {
2f4b829c 201 if (pte_sw_dirty(pte) && pte_write(pte))
c2c93e5b
SC		 202 pte_val(pte) &= ~PTE_RDONLY;
203 else
204 pte_val(pte) |= PTE_RDONLY;
ac15bd63
CM		 205 if (pte_user(pte) && pte_exec(pte) && !pte_special(pte))
206 __sync_icache_dcache(pte, addr);
02522463
WD		 207 }
208
2f4b829c
CM		 209 /*
210 * If the existing pte is valid, check for potential race with
211 * hardware updates of the pte (ptep_set_access_flags safely changes
212 * valid ptes without going through an invalid entry).
213 */
82d34008
CM		 214 if (IS_ENABLED(CONFIG_ARM64_HW_AFDBM) &&
215 pte_valid(*ptep) && pte_valid(pte)) {
216 VM_WARN_ONCE(!pte_young(pte),
217 "%s: racy access flag clearing: 0x%016llx -> 0x%016llx",
218 __func__, pte_val(*ptep), pte_val(pte));
219 VM_WARN_ONCE(pte_write(*ptep) && !pte_dirty(pte),
220 "%s: racy dirty state clearing: 0x%016llx -> 0x%016llx",
221 __func__, pte_val(*ptep), pte_val(pte));
2f4b829c
CM		 222 }
223
4f04d8f0
CM		 224 set_pte(ptep, pte);
225}
226
227/*
228 * Huge pte definitions.
229 */
084bd298
SC		 230#define pte_huge(pte) (!(pte_val(pte) & PTE_TABLE_BIT))
231#define pte_mkhuge(pte) (__pte(pte_val(pte) & ~PTE_TABLE_BIT))
232
233/*
234 * Hugetlb definitions.
235 */
66b3923a 236#define HUGE_MAX_HSTATE 4
084bd298
SC		 237#define HPAGE_SHIFT PMD_SHIFT
238#define HPAGE_SIZE (_AC(1, UL) << HPAGE_SHIFT)
239#define HPAGE_MASK (~(HPAGE_SIZE - 1))
240#define HUGETLB_PAGE_ORDER (HPAGE_SHIFT - PAGE_SHIFT)
4f04d8f0 241
4f04d8f0
CM		 242#define __HAVE_ARCH_PTE_SPECIAL
243
29e56940
SC		 244static inline pte_t pud_pte(pud_t pud)
245{
246 return __pte(pud_val(pud));
247}
248
249static inline pmd_t pud_pmd(pud_t pud)
250{
251 return __pmd(pud_val(pud));
252}
253
9c7e535f
SC		 254static inline pte_t pmd_pte(pmd_t pmd)
255{
256 return __pte(pmd_val(pmd));
257}
af074848 258
9c7e535f
SC		 259static inline pmd_t pte_pmd(pte_t pte)
260{
261 return __pmd(pte_val(pte));
262}
af074848 263
8ce837ce
AB		 264static inline pgprot_t mk_sect_prot(pgprot_t prot)
265{
266 return __pgprot(pgprot_val(prot) & ~PTE_TABLE_BIT);
267}
268
af074848
SC		 269/*
270 * THP definitions.
271 */
af074848
SC		 272
273#ifdef CONFIG_TRANSPARENT_HUGEPAGE
274#define pmd_trans_huge(pmd) (pmd_val(pmd) && !(pmd_val(pmd) & PMD_TABLE_BIT))
29e56940 275#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
af074848 276
c164e038 277#define pmd_dirty(pmd) pte_dirty(pmd_pte(pmd))
9c7e535f
SC		 278#define pmd_young(pmd) pte_young(pmd_pte(pmd))
279#define pmd_wrprotect(pmd) pte_pmd(pte_wrprotect(pmd_pte(pmd)))
9c7e535f
SC		 280#define pmd_mkold(pmd) pte_pmd(pte_mkold(pmd_pte(pmd)))
281#define pmd_mkwrite(pmd) pte_pmd(pte_mkwrite(pmd_pte(pmd)))
05ee26d9 282#define pmd_mkclean(pmd) pte_pmd(pte_mkclean(pmd_pte(pmd)))
9c7e535f
SC		 283#define pmd_mkdirty(pmd) pte_pmd(pte_mkdirty(pmd_pte(pmd)))
284#define pmd_mkyoung(pmd) pte_pmd(pte_mkyoung(pmd_pte(pmd)))
e3a920af 285#define pmd_mknotpresent(pmd) (__pmd(pmd_val(pmd) & ~PMD_TYPE_MASK))
af074848 286
9c7e535f
SC		 287#define __HAVE_ARCH_PMD_WRITE
288#define pmd_write(pmd) pte_write(pmd_pte(pmd))
af074848
SC		 289
290#define pmd_mkhuge(pmd) (__pmd(pmd_val(pmd) & ~PMD_TABLE_BIT))
291
292#define pmd_pfn(pmd) (((pmd_val(pmd) & PMD_MASK) & PHYS_MASK) >> PAGE_SHIFT)
293#define pfn_pmd(pfn,prot) (__pmd(((phys_addr_t)(pfn) << PAGE_SHIFT) | pgprot_val(prot)))
294#define mk_pmd(page,prot) pfn_pmd(page_to_pfn(page),prot)
295
29e56940 296#define pud_write(pud) pte_write(pud_pte(pud))
206a2a73 297#define pud_pfn(pud) (((pud_val(pud) & PUD_MASK) & PHYS_MASK) >> PAGE_SHIFT)
af074848 298
ceb21835 299#define set_pmd_at(mm, addr, pmdp, pmd) set_pte_at(mm, addr, (pte_t *)pmdp, pmd_pte(pmd))
af074848
SC		 300
301static inline int has_transparent_hugepage(void)
302{
303 return 1;
304}
305
a501e324
CM		 306#define __pgprot_modify(prot,mask,bits) \
307 __pgprot((pgprot_val(prot) & ~(mask)) | (bits))
308
4f04d8f0
CM		 309/*
310 * Mark the prot value as uncacheable and unbufferable.
311 */
312#define pgprot_noncached(prot) \
de2db743 313 __pgprot_modify(prot, PTE_ATTRINDX_MASK, PTE_ATTRINDX(MT_DEVICE_nGnRnE) | PTE_PXN | PTE_UXN)
4f04d8f0 314#define pgprot_writecombine(prot) \
de2db743 315 __pgprot_modify(prot, PTE_ATTRINDX_MASK, PTE_ATTRINDX(MT_NORMAL_NC) | PTE_PXN | PTE_UXN)
d1e6dc91
LD		 316#define pgprot_device(prot) \
317 __pgprot_modify(prot, PTE_ATTRINDX_MASK, PTE_ATTRINDX(MT_DEVICE_nGnRE) | PTE_PXN | PTE_UXN)
4f04d8f0
CM		 318#define __HAVE_PHYS_MEM_ACCESS_PROT
319struct file;
320extern pgprot_t phys_mem_access_prot(struct file *file, unsigned long pfn,
321 unsigned long size, pgprot_t vma_prot);
322
323#define pmd_none(pmd) (!pmd_val(pmd))
324#define pmd_present(pmd) (pmd_val(pmd))
325
326#define pmd_bad(pmd) (!(pmd_val(pmd) & 2))
327
36311607
MZ		 328#define pmd_table(pmd) ((pmd_val(pmd) & PMD_TYPE_MASK) == \
329 PMD_TYPE_TABLE)
330#define pmd_sect(pmd) ((pmd_val(pmd) & PMD_TYPE_MASK) == \
331 PMD_TYPE_SECT)
332
cac4b8cd 333#if defined(CONFIG_ARM64_64K_PAGES) || CONFIG_PGTABLE_LEVELS < 3
206a2a73 334#define pud_sect(pud) (0)
523d6e9f 335#define pud_table(pud) (1)
206a2a73
SC		 336#else
337#define pud_sect(pud) ((pud_val(pud) & PUD_TYPE_MASK) == \
338 PUD_TYPE_SECT)
523d6e9f 339#define pud_table(pud) ((pud_val(pud) & PUD_TYPE_MASK) == \
340 PUD_TYPE_TABLE)
206a2a73 341#endif
36311607 342
4f04d8f0
CM		 343static inline void set_pmd(pmd_t *pmdp, pmd_t pmd)
344{
345 *pmdp = pmd;
98f7685e 346 dsb(ishst);
7f0b1bf0 347 isb();
4f04d8f0
CM		 348}
349
350static inline void pmd_clear(pmd_t *pmdp)
351{
352 set_pmd(pmdp, __pmd(0));
353}
354
dca56dca 355static inline phys_addr_t pmd_page_paddr(pmd_t pmd)
4f04d8f0 356{
dca56dca 357 return pmd_val(pmd) & PHYS_MASK & (s32)PAGE_MASK;
4f04d8f0
CM		 358}
359
053520f7
MR		 360/* Find an entry in the third-level page table. */
361#define pte_index(addr) (((addr) >> PAGE_SHIFT) & (PTRS_PER_PTE - 1))
362
dca56dca
MR		 363#define pte_offset_phys(dir,addr) (pmd_page_paddr(*(dir)) + pte_index(addr) * sizeof(pte_t))
364#define pte_offset_kernel(dir,addr) ((pte_t *)__va(pte_offset_phys((dir), (addr))))
053520f7
MR		 365
366#define pte_offset_map(dir,addr) pte_offset_kernel((dir), (addr))
367#define pte_offset_map_nested(dir,addr) pte_offset_kernel((dir), (addr))
368#define pte_unmap(pte) do { } while (0)
369#define pte_unmap_nested(pte) do { } while (0)
370
961faac1
MR		 371#define pte_set_fixmap(addr) ((pte_t *)set_fixmap_offset(FIX_PTE, addr))
372#define pte_set_fixmap_offset(pmd, addr) pte_set_fixmap(pte_offset_phys(pmd, addr))
373#define pte_clear_fixmap() clear_fixmap(FIX_PTE)
374
4f04d8f0
CM		 375#define pmd_page(pmd) pfn_to_page(__phys_to_pfn(pmd_val(pmd) & PHYS_MASK))
376
6533945a
AB		 377/* use ONLY for statically allocated translation tables */
378#define pte_offset_kimg(dir,addr) ((pte_t *)__phys_to_kimg(pte_offset_phys((dir), (addr))))
379
4f04d8f0
CM		 380/*
381 * Conversion functions: convert a page and protection to a page entry,
382 * and a page entry and page directory to the page they refer to.
383 */
384#define mk_pte(page,prot) pfn_pte(page_to_pfn(page),prot)
385
9f25e6ad 386#if CONFIG_PGTABLE_LEVELS > 2
4f04d8f0 387
7078db46
CM		 388#define pmd_ERROR(pmd) __pmd_error(__FILE__, __LINE__, pmd_val(pmd))
389
4f04d8f0
CM		 390#define pud_none(pud) (!pud_val(pud))
391#define pud_bad(pud) (!(pud_val(pud) & 2))
392#define pud_present(pud) (pud_val(pud))
393
394static inline void set_pud(pud_t *pudp, pud_t pud)
395{
396 *pudp = pud;
98f7685e 397 dsb(ishst);
7f0b1bf0 398 isb();
4f04d8f0
CM		 399}
400
401static inline void pud_clear(pud_t *pudp)
402{
403 set_pud(pudp, __pud(0));
404}
405
dca56dca 406static inline phys_addr_t pud_page_paddr(pud_t pud)
4f04d8f0 407{
dca56dca 408 return pud_val(pud) & PHYS_MASK & (s32)PAGE_MASK;
4f04d8f0
CM		 409}
410
7078db46
CM		 411/* Find an entry in the second-level page table. */
412#define pmd_index(addr) (((addr) >> PMD_SHIFT) & (PTRS_PER_PMD - 1))
413
dca56dca
MR		 414#define pmd_offset_phys(dir, addr) (pud_page_paddr(*(dir)) + pmd_index(addr) * sizeof(pmd_t))
415#define pmd_offset(dir, addr) ((pmd_t *)__va(pmd_offset_phys((dir), (addr))))
7078db46 416
961faac1
MR		 417#define pmd_set_fixmap(addr) ((pmd_t *)set_fixmap_offset(FIX_PMD, addr))
418#define pmd_set_fixmap_offset(pud, addr) pmd_set_fixmap(pmd_offset_phys(pud, addr))
419#define pmd_clear_fixmap() clear_fixmap(FIX_PMD)
7078db46 420
5d96e0cb 421#define pud_page(pud) pfn_to_page(__phys_to_pfn(pud_val(pud) & PHYS_MASK))
29e56940 422
6533945a
AB		 423/* use ONLY for statically allocated translation tables */
424#define pmd_offset_kimg(dir,addr) ((pmd_t *)__phys_to_kimg(pmd_offset_phys((dir), (addr))))
425
dca56dca
MR		 426#else
427
428#define pud_page_paddr(pud) ({ BUILD_BUG(); 0; })
429
961faac1
MR		 430/* Match pmd_offset folding in <asm/generic/pgtable-nopmd.h> */
431#define pmd_set_fixmap(addr) NULL
432#define pmd_set_fixmap_offset(pudp, addr) ((pmd_t *)pudp)
433#define pmd_clear_fixmap()
434
6533945a
AB		 435#define pmd_offset_kimg(dir,addr) ((pmd_t *)dir)
436
9f25e6ad 437#endif /* CONFIG_PGTABLE_LEVELS > 2 */
4f04d8f0 438
9f25e6ad 439#if CONFIG_PGTABLE_LEVELS > 3
c79b954b 440
7078db46
CM		 441#define pud_ERROR(pud) __pud_error(__FILE__, __LINE__, pud_val(pud))
442
c79b954b
JL		 443#define pgd_none(pgd) (!pgd_val(pgd))
444#define pgd_bad(pgd) (!(pgd_val(pgd) & 2))
445#define pgd_present(pgd) (pgd_val(pgd))
446
447static inline void set_pgd(pgd_t *pgdp, pgd_t pgd)
448{
449 *pgdp = pgd;
450 dsb(ishst);
451}
452
453static inline void pgd_clear(pgd_t *pgdp)
454{
455 set_pgd(pgdp, __pgd(0));
456}
457
dca56dca 458static inline phys_addr_t pgd_page_paddr(pgd_t pgd)
c79b954b 459{
dca56dca 460 return pgd_val(pgd) & PHYS_MASK & (s32)PAGE_MASK;
c79b954b
JL		 461}
462
7078db46
CM		 463/* Find an entry in the frst-level page table. */
464#define pud_index(addr) (((addr) >> PUD_SHIFT) & (PTRS_PER_PUD - 1))
465
dca56dca
MR		 466#define pud_offset_phys(dir, addr) (pgd_page_paddr(*(dir)) + pud_index(addr) * sizeof(pud_t))
467#define pud_offset(dir, addr) ((pud_t *)__va(pud_offset_phys((dir), (addr))))
7078db46 468
961faac1
MR		 469#define pud_set_fixmap(addr) ((pud_t *)set_fixmap_offset(FIX_PUD, addr))
470#define pud_set_fixmap_offset(pgd, addr) pud_set_fixmap(pud_offset_phys(pgd, addr))
471#define pud_clear_fixmap() clear_fixmap(FIX_PUD)
7078db46 472
5d96e0cb
JL		 473#define pgd_page(pgd) pfn_to_page(__phys_to_pfn(pgd_val(pgd) & PHYS_MASK))
474
6533945a
AB		 475/* use ONLY for statically allocated translation tables */
476#define pud_offset_kimg(dir,addr) ((pud_t *)__phys_to_kimg(pud_offset_phys((dir), (addr))))
477
dca56dca
MR		 478#else
479
480#define pgd_page_paddr(pgd) ({ BUILD_BUG(); 0;})
481
961faac1
MR		 482/* Match pud_offset folding in <asm/generic/pgtable-nopud.h> */
483#define pud_set_fixmap(addr) NULL
484#define pud_set_fixmap_offset(pgdp, addr) ((pud_t *)pgdp)
485#define pud_clear_fixmap()
486
6533945a
AB		 487#define pud_offset_kimg(dir,addr) ((pud_t *)dir)
488
9f25e6ad 489#endif /* CONFIG_PGTABLE_LEVELS > 3 */
c79b954b 490
7078db46
CM		 491#define pgd_ERROR(pgd) __pgd_error(__FILE__, __LINE__, pgd_val(pgd))
492
4f04d8f0
CM		 493/* to find an entry in a page-table-directory */
494#define pgd_index(addr) (((addr) >> PGDIR_SHIFT) & (PTRS_PER_PGD - 1))
495
dca56dca
MR		 496#define pgd_offset_raw(pgd, addr) ((pgd) + pgd_index(addr))
497
498#define pgd_offset(mm, addr) (pgd_offset_raw((mm)->pgd, (addr)))
4f04d8f0
CM		 499
500/* to find an entry in a kernel page-table-directory */
501#define pgd_offset_k(addr) pgd_offset(&init_mm, addr)
502
961faac1
MR		 503#define pgd_set_fixmap(addr) ((pgd_t *)set_fixmap_offset(FIX_PGD, addr))
504#define pgd_clear_fixmap() clear_fixmap(FIX_PGD)
505
4f04d8f0
CM		 506static inline pte_t pte_modify(pte_t pte, pgprot_t newprot)
507{
a6fadf7e 508 const pteval_t mask = PTE_USER | PTE_PXN | PTE_UXN | PTE_RDONLY |
1a541b4e 509 PTE_PROT_NONE | PTE_VALID | PTE_WRITE;
2f4b829c
CM		 510 /* preserve the hardware dirty information */
511 if (pte_hw_dirty(pte))
62d96c71 512 pte = pte_mkdirty(pte);
4f04d8f0
CM		 513 pte_val(pte) = (pte_val(pte) & ~mask) | (pgprot_val(newprot) & mask);
514 return pte;
515}
516
9c7e535f
SC		 517static inline pmd_t pmd_modify(pmd_t pmd, pgprot_t newprot)
518{
519 return pte_pmd(pte_modify(pmd_pte(pmd), newprot));
520}
521
2f4b829c
CM		 522#ifdef CONFIG_ARM64_HW_AFDBM
523/*
524 * Atomic pte/pmd modifications.
525 */
526#define __HAVE_ARCH_PTEP_TEST_AND_CLEAR_YOUNG
527static inline int ptep_test_and_clear_young(struct vm_area_struct *vma,
528 unsigned long address,
529 pte_t *ptep)
530{
531 pteval_t pteval;
532 unsigned int tmp, res;
533
534 asm volatile("// ptep_test_and_clear_young\n"
535 " prfm pstl1strm, %2\n"
536 "1: ldxr %0, %2\n"
537 " ubfx %w3, %w0, %5, #1 // extract PTE_AF (young)\n"
538 " and %0, %0, %4 // clear PTE_AF\n"
539 " stxr %w1, %0, %2\n"
540 " cbnz %w1, 1b\n"
541 : "=&r" (pteval), "=&r" (tmp), "+Q" (pte_val(*ptep)), "=&r" (res)
542 : "L" (~PTE_AF), "I" (ilog2(PTE_AF)));
543
544 return res;
545}
546
547#ifdef CONFIG_TRANSPARENT_HUGEPAGE
548#define __HAVE_ARCH_PMDP_TEST_AND_CLEAR_YOUNG
549static inline int pmdp_test_and_clear_young(struct vm_area_struct *vma,
550 unsigned long address,
551 pmd_t *pmdp)
552{
553 return ptep_test_and_clear_young(vma, address, (pte_t *)pmdp);
554}
555#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
556
557#define __HAVE_ARCH_PTEP_GET_AND_CLEAR
558static inline pte_t ptep_get_and_clear(struct mm_struct *mm,
559 unsigned long address, pte_t *ptep)
560{
561 pteval_t old_pteval;
562 unsigned int tmp;
563
564 asm volatile("// ptep_get_and_clear\n"
565 " prfm pstl1strm, %2\n"
566 "1: ldxr %0, %2\n"
567 " stxr %w1, xzr, %2\n"
568 " cbnz %w1, 1b\n"
569 : "=&r" (old_pteval), "=&r" (tmp), "+Q" (pte_val(*ptep)));
570
571 return __pte(old_pteval);
572}
573
574#ifdef CONFIG_TRANSPARENT_HUGEPAGE
575#define __HAVE_ARCH_PMDP_GET_AND_CLEAR
576static inline pmd_t pmdp_get_and_clear(struct mm_struct *mm,
577 unsigned long address, pmd_t *pmdp)
578{
579 return pte_pmd(ptep_get_and_clear(mm, address, (pte_t *)pmdp));
580}
581#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
582
583/*
584 * ptep_set_wrprotect - mark read-only while trasferring potential hardware
585 * dirty status (PTE_DBM && !PTE_RDONLY) to the software PTE_DIRTY bit.
586 */
587#define __HAVE_ARCH_PTEP_SET_WRPROTECT
588static inline void ptep_set_wrprotect(struct mm_struct *mm, unsigned long address, pte_t *ptep)
589{
590 pteval_t pteval;
591 unsigned long tmp;
592
593 asm volatile("// ptep_set_wrprotect\n"
594 " prfm pstl1strm, %2\n"
595 "1: ldxr %0, %2\n"
596 " tst %0, %4 // check for hw dirty (!PTE_RDONLY)\n"
597 " csel %1, %3, xzr, eq // set PTE_DIRTY|PTE_RDONLY if dirty\n"
598 " orr %0, %0, %1 // if !dirty, PTE_RDONLY is already set\n"
599 " and %0, %0, %5 // clear PTE_WRITE/PTE_DBM\n"
600 " stxr %w1, %0, %2\n"
601 " cbnz %w1, 1b\n"
602 : "=&r" (pteval), "=&r" (tmp), "+Q" (pte_val(*ptep))
603 : "r" (PTE_DIRTY|PTE_RDONLY), "L" (PTE_RDONLY), "L" (~PTE_WRITE)
604 : "cc");
605}
606
607#ifdef CONFIG_TRANSPARENT_HUGEPAGE
608#define __HAVE_ARCH_PMDP_SET_WRPROTECT
609static inline void pmdp_set_wrprotect(struct mm_struct *mm,
610 unsigned long address, pmd_t *pmdp)
611{
612 ptep_set_wrprotect(mm, address, (pte_t *)pmdp);
613}
614#endif
615#endif /* CONFIG_ARM64_HW_AFDBM */
616
4f04d8f0
CM		 617extern pgd_t swapper_pg_dir[PTRS_PER_PGD];
618extern pgd_t idmap_pg_dir[PTRS_PER_PGD];
619
4f04d8f0
CM		 620/*
621 * Encode and decode a swap entry:
3676f9ef 622 * bits 0-1: present (must be zero)
9b3e661e
KS		 623 * bits 2-7: swap type
624 * bits 8-57: swap offset
fdc69e7d 625 * bit 58: PTE_PROT_NONE (must be zero)
4f04d8f0 626 */
9b3e661e 627#define __SWP_TYPE_SHIFT 2
4f04d8f0 628#define __SWP_TYPE_BITS 6
9b3e661e 629#define __SWP_OFFSET_BITS 50
4f04d8f0
CM		 630#define __SWP_TYPE_MASK ((1 << __SWP_TYPE_BITS) - 1)
631#define __SWP_OFFSET_SHIFT (__SWP_TYPE_BITS + __SWP_TYPE_SHIFT)
3676f9ef 632#define __SWP_OFFSET_MASK ((1UL << __SWP_OFFSET_BITS) - 1)
4f04d8f0
CM		 633
634#define __swp_type(x) (((x).val >> __SWP_TYPE_SHIFT) & __SWP_TYPE_MASK)
3676f9ef 635#define __swp_offset(x) (((x).val >> __SWP_OFFSET_SHIFT) & __SWP_OFFSET_MASK)
4f04d8f0
CM		 636#define __swp_entry(type,offset) ((swp_entry_t) { ((type) << __SWP_TYPE_SHIFT) | ((offset) << __SWP_OFFSET_SHIFT) })
637
638#define __pte_to_swp_entry(pte) ((swp_entry_t) { pte_val(pte) })
639#define __swp_entry_to_pte(swp) ((pte_t) { (swp).val })
640
641/*
642 * Ensure that there are not more swap files than can be encoded in the kernel
aad9061b 643 * PTEs.
4f04d8f0
CM		 644 */
645#define MAX_SWAPFILES_CHECK() BUILD_BUG_ON(MAX_SWAPFILES_SHIFT > __SWP_TYPE_BITS)
646
4f04d8f0
CM		 647extern int kern_addr_valid(unsigned long addr);
648
649#include <asm-generic/pgtable.h>
650
39b5be9b
WD		 651void pgd_cache_init(void);
652#define pgtable_cache_init pgd_cache_init
4f04d8f0 653
cba3574f
WD		 654/*
655 * On AArch64, the cache coherency is handled via the set_pte_at() function.
656 */
657static inline void update_mmu_cache(struct vm_area_struct *vma,
658 unsigned long addr, pte_t *ptep)
659{
660 /*
120798d2
WD		 661 * We don't do anything here, so there's a very small chance of
662 * us retaking a user fault which we just fixed up. The alternative
663 * is doing a dsb(ishst), but that penalises the fastpath.
cba3574f 664 */
cba3574f
WD		 665}
666
667#define update_mmu_cache_pmd(vma, address, pmd) do { } while (0)
668
7db743c6
CM		 669#define kc_vaddr_to_offset(v) ((v) & ~VA_START)
670#define kc_offset_to_vaddr(o) ((o) | VA_START)
671
4f04d8f0
CM		 672#endif /* !__ASSEMBLY__ */
673
674#endif /* __ASM_PGTABLE_H */
Linux 6.x block layer and io_uring tree(s)