projects / linux-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'acpi-6.5-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/rafael...
[linux-block.git] / arch / arm64 / boot / dts / rockchip / rk3568-rock-3a.dts
CommitLineData
22a442e6
MR		 1// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2
3/dts-v1/;
4#include <dt-bindings/gpio/gpio.h>
5#include <dt-bindings/leds/common.h>
6#include <dt-bindings/pinctrl/rockchip.h>
4bcee17c 7#include <dt-bindings/soc/rockchip,vop2.h>
22a442e6
MR		 8#include "rk3568.dtsi"
9
10/ {
11 model = "Radxa ROCK3 Model A";
12 compatible = "radxa,rock3a", "rockchip,rk3568";
13
14 aliases {
15 ethernet0 = &gmac1;
d268da06
JT		 16 mmc0 = &sdhci;
17 mmc1 = &sdmmc0;
22a442e6
MR		 18 };
19
20 chosen: chosen {
21 stdout-path = "serial2:1500000n8";
22 };
23
4bcee17c
MR		 24 hdmi-con {
25 compatible = "hdmi-connector";
26 type = "a";
27
28 port {
29 hdmi_con_in: endpoint {
30 remote-endpoint = <&hdmi_out_con>;
31 };
32 };
33 };
34
ef9f4b4a
AM		 35 gmac1_clkin: external-gmac1-clock {
36 compatible = "fixed-clock";
37 clock-frequency = <125000000>;
38 clock-output-names = "gmac1_clkin";
39 #clock-cells = <0>;
40 };
41
22a442e6
MR		 42 leds {
43 compatible = "gpio-leds";
44
45 led_user: led-0 {
46 gpios = <&gpio0 RK_PB7 GPIO_ACTIVE_HIGH>;
47 function = LED_FUNCTION_HEARTBEAT;
48 color = <LED_COLOR_ID_BLUE>;
49 linux,default-trigger = "heartbeat";
50 pinctrl-names = "default";
51 pinctrl-0 = <&led_user_en>;
52 };
53 };
54
55 rk809-sound {
56 compatible = "simple-audio-card";
57 simple-audio-card,format = "i2s";
58 simple-audio-card,name = "Analog RK809";
59 simple-audio-card,mclk-fs = <256>;
60
61 simple-audio-card,cpu {
62 sound-dai = <&i2s1_8ch>;
63 };
64
65 simple-audio-card,codec {
66 sound-dai = <&rk809>;
67 };
68 };
69
8cf890aa
SQ		 70 sdio_pwrseq: sdio-pwrseq {
71 compatible = "mmc-pwrseq-simple";
72 clocks = <&rk809 1>;
73 clock-names = "ext_clock";
74 pinctrl-names = "default";
75 pinctrl-0 = <&wifi_enable>;
76 post-power-on-delay-ms = <100>;
77 power-off-delay-us = <5000000>;
78 reset-gpios = <&gpio3 RK_PD4 GPIO_ACTIVE_LOW>;
79 };
80
49665ab0 81 vcc12v_dcin: vcc12v-dcin-regulator {
22a442e6
MR		 82 compatible = "regulator-fixed";
83 regulator-name = "vcc12v_dcin";
84 regulator-always-on;
85 regulator-boot-on;
86 };
87
0522cd81
CP		 88 pcie30_avdd0v9: pcie30-avdd0v9-regulator {
89 compatible = "regulator-fixed";
90 regulator-name = "pcie30_avdd0v9";
91 regulator-always-on;
92 regulator-boot-on;
93 regulator-min-microvolt = <900000>;
94 regulator-max-microvolt = <900000>;
95 vin-supply = <&vcc3v3_sys>;
96 };
97
98 pcie30_avdd1v8: pcie30-avdd1v8-regulator {
99 compatible = "regulator-fixed";
100 regulator-name = "pcie30_avdd1v8";
101 regulator-always-on;
102 regulator-boot-on;
103 regulator-min-microvolt = <1800000>;
104 regulator-max-microvolt = <1800000>;
105 vin-supply = <&vcc3v3_sys>;
106 };
107
108 /* pi6c pcie clock generator */
109 vcc3v3_pi6c_03: vcc3v3-pi6c-03-regulator {
110 compatible = "regulator-fixed";
111 regulator-name = "vcc3v3_pi6c_03";
112 regulator-always-on;
113 regulator-boot-on;
114 regulator-min-microvolt = <3300000>;
115 regulator-max-microvolt = <3300000>;
116 vin-supply = <&vcc5v0_sys>;
117 };
118
0fbbfb0b
CP		 119 vcc3v3_pcie: vcc3v3-pcie-regulator {
120 compatible = "regulator-fixed";
121 enable-active-high;
122 gpios = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;
123 pinctrl-names = "default";
124 pinctrl-0 = <&pcie_enable_h>;
125 regulator-name = "vcc3v3_pcie";
126 regulator-min-microvolt = <3300000>;
127 regulator-max-microvolt = <3300000>;
128 vin-supply = <&vcc5v0_sys>;
129 };
130
49665ab0 131 vcc3v3_sys: vcc3v3-sys-regulator {
22a442e6
MR		 132 compatible = "regulator-fixed";
133 regulator-name = "vcc3v3_sys";
134 regulator-always-on;
135 regulator-boot-on;
136 regulator-min-microvolt = <3300000>;
137 regulator-max-microvolt = <3300000>;
138 vin-supply = <&vcc12v_dcin>;
139 };
140
49665ab0 141 vcc5v0_sys: vcc5v0-sys-regulator {
22a442e6
MR		 142 compatible = "regulator-fixed";
143 regulator-name = "vcc5v0_sys";
144 regulator-always-on;
145 regulator-boot-on;
146 regulator-min-microvolt = <5000000>;
147 regulator-max-microvolt = <5000000>;
148 vin-supply = <&vcc12v_dcin>;
149 };
150
49665ab0 151 vcc5v0_usb: vcc5v0-usb-regulator {
22a442e6
MR		 152 compatible = "regulator-fixed";
153 regulator-name = "vcc5v0_usb";
154 regulator-always-on;
155 regulator-boot-on;
156 regulator-min-microvolt = <5000000>;
157 regulator-max-microvolt = <5000000>;
158 vin-supply = <&vcc12v_dcin>;
159 };
160
49665ab0 161 vcc5v0_usb_host: vcc5v0-usb-host-regulator {
22a442e6
MR		 162 compatible = "regulator-fixed";
163 enable-active-high;
164 gpio = <&gpio0 RK_PA6 GPIO_ACTIVE_HIGH>;
165 pinctrl-names = "default";
166 pinctrl-0 = <&vcc5v0_usb_host_en>;
167 regulator-name = "vcc5v0_usb_host";
168 regulator-min-microvolt = <5000000>;
169 regulator-max-microvolt = <5000000>;
170 vin-supply = <&vcc5v0_usb>;
171 };
254a1f6a 172
160f126b
MR		 173 vcc5v0_usb_hub: vcc5v0-usb-hub-regulator {
174 compatible = "regulator-fixed";
175 enable-active-high;
176 gpio = <&gpio0 RK_PD5 GPIO_ACTIVE_HIGH>;
177 pinctrl-names = "default";
178 pinctrl-0 = <&vcc5v0_usb_hub_en>;
179 regulator-name = "vcc5v0_usb_hub";
180 regulator-always-on;
181 vin-supply = <&vcc5v0_usb>;
182 };
183
254a1f6a
MR		 184 vcc5v0_usb_otg: vcc5v0-usb-otg-regulator {
185 compatible = "regulator-fixed";
186 enable-active-high;
187 gpio = <&gpio0 RK_PA5 GPIO_ACTIVE_HIGH>;
188 pinctrl-names = "default";
189 pinctrl-0 = <&vcc5v0_usb_otg_en>;
190 regulator-name = "vcc5v0_usb_otg";
191 regulator-min-microvolt = <5000000>;
192 regulator-max-microvolt = <5000000>;
193 vin-supply = <&vcc5v0_usb>;
194 };
2fd8bd00 195
49665ab0 196 vcc_cam: vcc-cam-regulator {
2fd8bd00
MR		 197 compatible = "regulator-fixed";
198 enable-active-high;
199 gpio = <&gpio1 RK_PB1 GPIO_ACTIVE_HIGH>;
200 pinctrl-names = "default";
201 pinctrl-0 = <&vcc_cam_en>;
202 regulator-name = "vcc_cam";
203 regulator-min-microvolt = <3300000>;
204 regulator-max-microvolt = <3300000>;
205 vin-supply = <&vcc3v3_sys>;
206
207 regulator-state-mem {
208 regulator-off-in-suspend;
209 };
210 };
7a3eabdc 211
49665ab0 212 vcc_mipi: vcc-mipi-regulator {
7a3eabdc
MR		 213 compatible = "regulator-fixed";
214 enable-active-high;
215 gpio = <&gpio3 RK_PC0 GPIO_ACTIVE_HIGH>;
216 pinctrl-names = "default";
217 pinctrl-0 = <&vcc_mipi_en>;
218 regulator-name = "vcc_mipi";
219 regulator-min-microvolt = <3300000>;
220 regulator-max-microvolt = <3300000>;
221 vin-supply = <&vcc3v3_sys>;
222
223 regulator-state-mem {
224 regulator-off-in-suspend;
225 };
226 };
254a1f6a
MR		 227};
228
229&combphy0 {
230 status = "okay";
231};
232
233&combphy1 {
234 status = "okay";
22a442e6
MR		 235};
236
0fbbfb0b
CP		 237&combphy2 {
238 status = "okay";
239};
240
22a442e6
MR		 241&cpu0 {
242 cpu-supply = <&vdd_cpu>;
243};
244
245&cpu1 {
246 cpu-supply = <&vdd_cpu>;
247};
248
249&cpu2 {
250 cpu-supply = <&vdd_cpu>;
251};
252
253&cpu3 {
254 cpu-supply = <&vdd_cpu>;
255};
256
257&gmac1 {
258 assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
ef9f4b4a
AM		 259 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&gmac1_clkin>;
260 clock_in_out = "input";
22a442e6
MR		 261 phy-handle = <&rgmii_phy1>;
262 phy-mode = "rgmii-id";
79aa02dd 263 phy-supply = <&vcc_3v3>;
22a442e6
MR		 264 pinctrl-names = "default";
265 pinctrl-0 = <&gmac1m1_miim
266 &gmac1m1_tx_bus2
267 &gmac1m1_rx_bus2
268 &gmac1m1_rgmii_clk
ef9f4b4a 269 &gmac1m1_clkinout
22a442e6
MR		 270 &gmac1m1_rgmii_bus>;
271 status = "okay";
272};
273
274&gpu {
275 mali-supply = <&vdd_gpu>;
276 status = "okay";
277};
278
4bcee17c
MR		 279&hdmi {
280 avdd-0v9-supply = <&vdda0v9_image>;
281 avdd-1v8-supply = <&vcca1v8_image>;
906e822c
JK		 282 pinctrl-names = "default";
283 pinctrl-0 = <&hdmitx_scl &hdmitx_sda &hdmitxm1_cec>;
4bcee17c
MR		 284 status = "okay";
285};
286
287&hdmi_in {
288 hdmi_in_vp0: endpoint {
289 remote-endpoint = <&vp0_out_hdmi>;
290 };
291};
292
293&hdmi_out {
294 hdmi_out_con: endpoint {
295 remote-endpoint = <&hdmi_con_in>;
296 };
297};
298
9eee552f
MR		 299&hdmi_sound {
300 status = "okay";
301};
302
22a442e6
MR		 303&i2c0 {
304 status = "okay";
305
306 vdd_cpu: regulator@1c {
307 compatible = "tcs,tcs4525";
308 reg = <0x1c>;
309 fcs,suspend-voltage-selector = <1>;
310 regulator-name = "vdd_cpu";
311 regulator-always-on;
312 regulator-boot-on;
313 regulator-min-microvolt = <800000>;
314 regulator-max-microvolt = <1150000>;
315 regulator-ramp-delay = <2300>;
316 vin-supply = <&vcc5v0_sys>;
317
318 regulator-state-mem {
319 regulator-off-in-suspend;
320 };
321 };
322
323 rk809: pmic@20 {
324 compatible = "rockchip,rk809";
325 reg = <0x20>;
326 interrupt-parent = <&gpio0>;
327 interrupts = <RK_PA3 IRQ_TYPE_LEVEL_LOW>;
328 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
329 assigned-clock-parents = <&cru CLK_I2S1_8CH_TX>;
330 #clock-cells = <1>;
331 clock-names = "mclk";
332 clocks = <&cru I2S1_MCLKOUT_TX>;
333 pinctrl-names = "default";
334 pinctrl-0 = <&pmic_int>, <&i2s1m0_mclk>;
335 rockchip,system-power-controller;
336 #sound-dai-cells = <0>;
337 vcc1-supply = <&vcc3v3_sys>;
338 vcc2-supply = <&vcc3v3_sys>;
339 vcc3-supply = <&vcc3v3_sys>;
340 vcc4-supply = <&vcc3v3_sys>;
341 vcc5-supply = <&vcc3v3_sys>;
342 vcc6-supply = <&vcc3v3_sys>;
343 vcc7-supply = <&vcc3v3_sys>;
344 vcc8-supply = <&vcc3v3_sys>;
345 vcc9-supply = <&vcc3v3_sys>;
346 wakeup-source;
347
348 regulators {
349 vdd_logic: DCDC_REG1 {
350 regulator-name = "vdd_logic";
351 regulator-always-on;
352 regulator-boot-on;
353 regulator-init-microvolt = <900000>;
354 regulator-initial-mode = <0x2>;
355 regulator-min-microvolt = <500000>;
356 regulator-max-microvolt = <1350000>;
357 regulator-ramp-delay = <6001>;
358
359 regulator-state-mem {
360 regulator-off-in-suspend;
361 };
362 };
363
364 vdd_gpu: DCDC_REG2 {
365 regulator-name = "vdd_gpu";
366 regulator-always-on;
367 regulator-init-microvolt = <900000>;
368 regulator-initial-mode = <0x2>;
369 regulator-min-microvolt = <500000>;
370 regulator-max-microvolt = <1350000>;
371 regulator-ramp-delay = <6001>;
372
373 regulator-state-mem {
374 regulator-off-in-suspend;
375 };
376 };
377
378 vcc_ddr: DCDC_REG3 {
379 regulator-name = "vcc_ddr";
380 regulator-always-on;
381 regulator-boot-on;
382 regulator-initial-mode = <0x2>;
383
384 regulator-state-mem {
385 regulator-on-in-suspend;
386 };
387 };
388
389 vdd_npu: DCDC_REG4 {
390 regulator-name = "vdd_npu";
391 regulator-init-microvolt = <900000>;
392 regulator-initial-mode = <0x2>;
393 regulator-min-microvolt = <500000>;
394 regulator-max-microvolt = <1350000>;
395 regulator-ramp-delay = <6001>;
396
397 regulator-state-mem {
398 regulator-off-in-suspend;
399 };
400 };
401
402 vcc_1v8: DCDC_REG5 {
403 regulator-name = "vcc_1v8";
404 regulator-always-on;
405 regulator-boot-on;
406 regulator-min-microvolt = <1800000>;
407 regulator-max-microvolt = <1800000>;
408
409 regulator-state-mem {
410 regulator-off-in-suspend;
411 };
412 };
413
414 vdda0v9_image: LDO_REG1 {
415 regulator-name = "vdda0v9_image";
416 regulator-min-microvolt = <900000>;
417 regulator-max-microvolt = <900000>;
418
419 regulator-state-mem {
420 regulator-off-in-suspend;
421 };
422 };
423
424 vdda_0v9: LDO_REG2 {
425 regulator-name = "vdda_0v9";
426 regulator-always-on;
427 regulator-boot-on;
428 regulator-min-microvolt = <900000>;
429 regulator-max-microvolt = <900000>;
430
431 regulator-state-mem {
432 regulator-off-in-suspend;
433 };
434 };
435
436 vdda0v9_pmu: LDO_REG3 {
437 regulator-name = "vdda0v9_pmu";
438 regulator-always-on;
439 regulator-boot-on;
440 regulator-min-microvolt = <900000>;
441 regulator-max-microvolt = <900000>;
442
443 regulator-state-mem {
444 regulator-on-in-suspend;
445 regulator-suspend-microvolt = <900000>;
446 };
447 };
448
449 vccio_acodec: LDO_REG4 {
450 regulator-name = "vccio_acodec";
451 regulator-always-on;
452 regulator-min-microvolt = <3300000>;
453 regulator-max-microvolt = <3300000>;
454
455 regulator-state-mem {
456 regulator-off-in-suspend;
457 };
458 };
459
460 vccio_sd: LDO_REG5 {
461 regulator-name = "vccio_sd";
462 regulator-min-microvolt = <1800000>;
463 regulator-max-microvolt = <3300000>;
464
465 regulator-state-mem {
466 regulator-off-in-suspend;
467 };
468 };
469
470 vcc3v3_pmu: LDO_REG6 {
471 regulator-name = "vcc3v3_pmu";
472 regulator-always-on;
473 regulator-boot-on;
474 regulator-min-microvolt = <3300000>;
475 regulator-max-microvolt = <3300000>;
476
477 regulator-state-mem {
478 regulator-on-in-suspend;
479 regulator-suspend-microvolt = <3300000>;
480 };
481 };
482
483 vcca_1v8: LDO_REG7 {
484 regulator-name = "vcca_1v8";
485 regulator-always-on;
486 regulator-boot-on;
487 regulator-min-microvolt = <1800000>;
488 regulator-max-microvolt = <1800000>;
489
490 regulator-state-mem {
491 regulator-off-in-suspend;
492 };
493 };
494
495 vcca1v8_pmu: LDO_REG8 {
496 regulator-name = "vcca1v8_pmu";
497 regulator-always-on;
498 regulator-boot-on;
499 regulator-min-microvolt = <1800000>;
500 regulator-max-microvolt = <1800000>;
501
502 regulator-state-mem {
503 regulator-on-in-suspend;
504 regulator-suspend-microvolt = <1800000>;
505 };
506 };
507
508 vcca1v8_image: LDO_REG9 {
509 regulator-name = "vcca1v8_image";
510 regulator-min-microvolt = <1800000>;
511 regulator-max-microvolt = <1800000>;
512
513 regulator-state-mem {
514 regulator-off-in-suspend;
515 };
516 };
517
518 vcc_3v3: SWITCH_REG1 {
519 regulator-name = "vcc_3v3";
520 regulator-always-on;
521 regulator-boot-on;
522
523 regulator-state-mem {
524 regulator-off-in-suspend;
525 };
526 };
527
528 vcc3v3_sd: SWITCH_REG2 {
529 regulator-name = "vcc3v3_sd";
530
531 regulator-state-mem {
532 regulator-off-in-suspend;
533 };
534 };
535 };
536
537 codec {
538 mic-in-differential;
539 };
540 };
541};
542
a233ea1e
MR		 543&i2c3 {
544 pinctrl-names = "default";
545 pinctrl-0 = <&i2c3m1_xfer>;
546 status = "disabled";
547};
548
549&i2c4 {
550 pinctrl-names = "default";
551 pinctrl-0 = <&i2c4m1_xfer>;
552 status = "disabled";
553};
554
1b8d4233
CP		 555&i2c5 {
556 status = "okay";
557
558 hym8563: rtc@51 {
559 compatible = "haoyu,hym8563";
560 reg = <0x51>;
561 interrupt-parent = <&gpio0>;
562 interrupts = <RK_PD3 IRQ_TYPE_LEVEL_LOW>;
563 #clock-cells = <0>;
1b8d4233
CP		 564 clock-output-names = "rtcic_32kout";
565 pinctrl-names = "default";
566 pinctrl-0 = <&hym8563_int>;
567 wakeup-source;
568 };
569};
570
9eee552f
MR		 571&i2s0_8ch {
572 status = "okay";
573};
574
22a442e6 575&i2s1_8ch {
1104693c
JK		 576 pinctrl-names = "default";
577 pinctrl-0 = <&i2s1m0_sclktx &i2s1m0_lrcktx &i2s1m0_sdi0 &i2s1m0_sdo0>;
22a442e6
MR		 578 rockchip,trcm-sync-tx-only;
579 status = "okay";
580};
581
3a6dcf61
SQ		 582&i2s2_2ch {
583 rockchip,trcm-sync-tx-only;
584 status = "okay";
585};
586
22a442e6
MR		 587&mdio1 {
588 rgmii_phy1: ethernet-phy@0 {
589 compatible = "ethernet-phy-ieee802.3-c22";
590 reg = <0x0>;
591 pinctrl-names = "default";
592 pinctrl-0 = <&eth_phy_rst>;
593 reset-assert-us = <20000>;
594 reset-deassert-us = <100000>;
595 reset-gpios = <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>;
596 };
597};
598
0fbbfb0b
CP		 599&pcie2x1 {
600 pinctrl-names = "default";
601 pinctrl-0 = <&pcie_reset_h>;
602 reset-gpios = <&gpio3 RK_PC1 GPIO_ACTIVE_HIGH>;
603 vpcie3v3-supply = <&vcc3v3_pcie>;
604 status = "okay";
605};
606
0522cd81
CP		 607&pcie30phy {
608 phy-supply = <&vcc3v3_pi6c_03>;
609 status = "okay";
610};
611
612&pcie3x2 {
613 pinctrl-names = "default";
614 pinctrl-0 = <&pcie30x2m1_pins>;
615 reset-gpios = <&gpio2 RK_PD6 GPIO_ACTIVE_HIGH>;
616 vpcie3v3-supply = <&vcc3v3_pcie>;
617 status = "okay";
618};
619
22a442e6 620&pinctrl {
2fd8bd00
MR		 621 cam {
622 vcc_cam_en: vcc_cam_en {
623 rockchip,pins = <1 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>;
624 };
625 };
626
7a3eabdc
MR		 627 display {
628 vcc_mipi_en: vcc_mipi_en {
629 rockchip,pins = <3 RK_PC0 RK_FUNC_GPIO &pcfg_pull_none>;
630 };
631 };
632
22a442e6
MR		 633 ethernet {
634 eth_phy_rst: eth_phy_rst {
635 rockchip,pins = <3 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
636 };
637 };
638
1b8d4233
CP		 639 hym8563 {
640 hym8563_int: hym8563-int {
641 rockchip,pins = <0 RK_PD3 RK_FUNC_GPIO &pcfg_pull_up>;
642 };
643 };
644
22a442e6
MR		 645 leds {
646 led_user_en: led_user_en {
647 rockchip,pins = <0 RK_PB7 RK_FUNC_GPIO &pcfg_pull_none>;
648 };
649 };
650
0fbbfb0b
CP		 651 pcie {
652 pcie_enable_h: pcie-enable-h {
653 rockchip,pins = <0 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>;
654 };
655
656 pcie_reset_h: pcie-reset-h {
657 rockchip,pins = <3 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>;
658 };
659 };
660
22a442e6
MR		 661 pmic {
662 pmic_int: pmic_int {
663 rockchip,pins =
664 <0 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>;
665 };
666 };
667
668 usb {
669 vcc5v0_usb_host_en: vcc5v0_usb_host_en {
670 rockchip,pins = <0 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>;
671 };
160f126b
MR		 672 vcc5v0_usb_hub_en: vcc5v0_usb_hub_en {
673 rockchip,pins = <0 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>;
674 };
254a1f6a
MR		 675 vcc5v0_usb_otg_en: vcc5v0_usb_otg_en {
676 rockchip,pins = <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>;
677 };
22a442e6 678 };
8cf890aa
SQ		 679
680 bt {
681 bt_enable: bt-enable {
682 rockchip,pins = <4 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>;
683 };
684
685 bt_host_wake: bt-host-wake {
686 rockchip,pins = <4 RK_PB4 RK_FUNC_GPIO &pcfg_pull_down>;
687 };
688
689 bt_wake: bt-wake {
690 rockchip,pins = <4 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>;
691 };
692 };
693
694 sdio-pwrseq {
695 wifi_enable: wifi-enable {
696 rockchip,pins = <3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>;
697 };
698 };
22a442e6
MR		 699};
700
701&pmu_io_domains {
702 pmuio1-supply = <&vcc3v3_pmu>;
703 pmuio2-supply = <&vcc3v3_pmu>;
704 vccio1-supply = <&vccio_acodec>;
705 vccio2-supply = <&vcc_1v8>;
706 vccio3-supply = <&vccio_sd>;
707 vccio4-supply = <&vcc_1v8>;
708 vccio5-supply = <&vcc_3v3>;
709 vccio6-supply = <&vcc_1v8>;
710 vccio7-supply = <&vcc_3v3>;
711 status = "okay";
712};
713
714&saradc {
715 vref-supply = <&vcca_1v8>;
716 status = "okay";
717};
718
719&sdhci {
720 bus-width = <8>;
721 max-frequency = <200000000>;
722 non-removable;
723 pinctrl-names = "default";
724 pinctrl-0 = <&emmc_bus8 &emmc_clk &emmc_cmd &emmc_datastrobe>;
725 vmmc-supply = <&vcc_3v3>;
726 vqmmc-supply = <&vcc_1v8>;
727 status = "okay";
728};
729
730&sdmmc0 {
731 bus-width = <4>;
732 cap-sd-highspeed;
733 cd-gpios = <&gpio0 RK_PA4 GPIO_ACTIVE_LOW>;
734 disable-wp;
735 pinctrl-names = "default";
736 pinctrl-0 = <&sdmmc0_bus4 &sdmmc0_clk &sdmmc0_cmd &sdmmc0_det>;
bc121b70 737 sd-uhs-sdr50;
22a442e6
MR		 738 vmmc-supply = <&vcc3v3_sd>;
739 vqmmc-supply = <&vccio_sd>;
740 status = "okay";
741};
742
8cf890aa 743&sdmmc2 {
8cf890aa
SQ		 744 bus-width = <4>;
745 disable-wp;
746 cap-sd-highspeed;
747 cap-sdio-irq;
748 keep-power-in-suspend;
749 mmc-pwrseq = <&sdio_pwrseq>;
750 non-removable;
751 pinctrl-names = "default";
752 pinctrl-0 = <&sdmmc2m0_bus4 &sdmmc2m0_cmd &sdmmc2m0_clk>;
753 sd-uhs-sdr104;
754 vmmc-supply = <&vcc3v3_sys>;
755 vqmmc-supply = <&vcc_1v8>;
756 status = "okay";
757};
758
22a442e6
MR		 759&tsadc {
760 rockchip,hw-tshut-mode = <1>;
761 rockchip,hw-tshut-polarity = <0>;
762 status = "okay";
763};
764
8cf890aa
SQ		 765&uart1 {
766 pinctrl-names = "default";
767 pinctrl-0 = <&uart1m0_xfer &uart1m0_ctsn &uart1m0_rtsn>;
768 uart-has-rtscts;
769 status = "okay";
770
771 bluetooth {
772 compatible = "brcm,bcm43438-bt";
773 clocks = <&rk809 1>;
774 clock-names = "lpo";
775 device-wakeup-gpios = <&gpio4 RK_PB5 GPIO_ACTIVE_HIGH>;
776 host-wakeup-gpios = <&gpio4 RK_PB4 GPIO_ACTIVE_HIGH>;
777 shutdown-gpios = <&gpio4 RK_PB2 GPIO_ACTIVE_HIGH>;
778 pinctrl-names = "default";
779 pinctrl-0 = <&bt_host_wake &bt_wake &bt_enable>;
780 vbat-supply = <&vcc3v3_sys>;
781 vddio-supply = <&vcc_1v8>;
782 /* vddio comes from regulator on module, use IO bank voltage instead */
783 };
784};
785
22a442e6
MR		 786&uart2 {
787 status = "okay";
788};
789
790&usb_host0_ehci {
791 status = "okay";
792};
793
794&usb_host0_ohci {
795 status = "okay";
796};
797
254a1f6a
MR		 798&usb_host0_xhci {
799 extcon = <&usb2phy0>;
800 status = "okay";
801};
802
22a442e6
MR		 803&usb_host1_ehci {
804 status = "okay";
805};
806
807&usb_host1_ohci {
808 status = "okay";
809};
810
254a1f6a
MR		 811&usb_host1_xhci {
812 status = "okay";
813};
814
815&usb2phy0 {
816 status = "okay";
817};
818
819&usb2phy0_host {
820 phy-supply = <&vcc5v0_usb_host>;
821 status = "okay";
822};
823
824&usb2phy0_otg {
43e1d6d3 825 phy-supply = <&vcc5v0_usb_otg>;
254a1f6a
MR		 826 status = "okay";
827};
828
22a442e6
MR		 829&usb2phy1 {
830 status = "okay";
831};
832
833&usb2phy1_host {
834 phy-supply = <&vcc5v0_usb_host>;
835 status = "okay";
836};
837
838&usb2phy1_otg {
839 phy-supply = <&vcc5v0_usb_host>;
840 status = "okay";
841};
4bcee17c
MR		 842
843&vop {
844 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
845 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
846 status = "okay";
847};
848
849&vop_mmu {
850 status = "okay";
851};
852
853&vp0 {
854 vp0_out_hdmi: endpoint@ROCKCHIP_VOP2_EP_HDMI0 {
855 reg = <ROCKCHIP_VOP2_EP_HDMI0>;
856 remote-endpoint = <&hdmi_in_vp0>;
857 };
858};
Linux 6.x block layer and io_uring tree(s)