arm64: dts: renesas: r8a77965: Attach the SYS-DMAC to the IPMMU
[linux-block.git] / arch / arm64 / boot / dts / renesas / r8a77965.dtsi
CommitLineData
df863d6f
JM
1// SPDX-License-Identifier: GPL-2.0
2/*
e18a31a7 3 * Device Tree Source for the R-Car M3-N (R8A77965) SoC
df863d6f
JM
4 *
5 * Copyright (C) 2018 Jacopo Mondi <jacopo+renesas@jmondi.org>
6 *
7 * Based on r8a7796.dtsi
8 * Copyright (C) 2016 Renesas Electronics Corp.
9 */
10
5daa6f9f 11#include <dt-bindings/clock/r8a77965-cpg-mssr.h>
df863d6f 12#include <dt-bindings/interrupt-controller/arm-gic.h>
104243b2 13#include <dt-bindings/power/r8a77965-sysc.h>
df863d6f
JM
14
15#define CPG_AUDIO_CLK_I 10
16
17/ {
18 compatible = "renesas,r8a77965";
19 #address-cells = <2>;
20 #size-cells = <2>;
21
89527922 22 aliases {
111d3ffe
NS
23 i2c0 = &i2c0;
24 i2c1 = &i2c1;
25 i2c2 = &i2c2;
26 i2c3 = &i2c3;
27 i2c4 = &i2c4;
28 i2c5 = &i2c5;
29 i2c6 = &i2c6;
89527922
GU
30 i2c7 = &i2c_dvfs;
31 };
32
001f3b03
YK
33 /*
34 * The external audio clocks are configured as 0 Hz fixed frequency
35 * clocks by default.
36 * Boards that provide audio clocks should override them.
37 */
38 audio_clk_a: audio_clk_a {
39 compatible = "fixed-clock";
40 #clock-cells = <0>;
41 clock-frequency = <0>;
42 };
43
44 audio_clk_b: audio_clk_b {
45 compatible = "fixed-clock";
46 #clock-cells = <0>;
47 clock-frequency = <0>;
48 };
49
50 audio_clk_c: audio_clk_c {
51 compatible = "fixed-clock";
52 #clock-cells = <0>;
53 clock-frequency = <0>;
54 };
55
56 /* External CAN clock - to be overridden by boards that provide it */
57 can_clk: can {
58 compatible = "fixed-clock";
59 #clock-cells = <0>;
60 clock-frequency = <0>;
df863d6f
JM
61 };
62
63 cpus {
64 #address-cells = <1>;
65 #size-cells = <0>;
66
67 a57_0: cpu@0 {
68 compatible = "arm,cortex-a57", "arm,armv8";
69 reg = <0x0>;
70 device_type = "cpu";
7e26520f 71 power-domains = <&sysc R8A77965_PD_CA57_CPU0>;
df863d6f
JM
72 next-level-cache = <&L2_CA57>;
73 enable-method = "psci";
74 };
75
76 a57_1: cpu@1 {
80f7297c 77 compatible = "arm,cortex-a57", "arm,armv8";
df863d6f
JM
78 reg = <0x1>;
79 device_type = "cpu";
7e26520f 80 power-domains = <&sysc R8A77965_PD_CA57_CPU1>;
df863d6f
JM
81 next-level-cache = <&L2_CA57>;
82 enable-method = "psci";
83 };
84
85 L2_CA57: cache-controller-0 {
86 compatible = "cache";
7e26520f 87 power-domains = <&sysc R8A77965_PD_CA57_SCU>;
df863d6f
JM
88 cache-unified;
89 cache-level = <2>;
90 };
91 };
92
93 extal_clk: extal {
94 compatible = "fixed-clock";
95 #clock-cells = <0>;
96 /* This value must be overridden by the board */
97 clock-frequency = <0>;
98 };
99
100 extalr_clk: extalr {
101 compatible = "fixed-clock";
102 #clock-cells = <0>;
103 /* This value must be overridden by the board */
104 clock-frequency = <0>;
105 };
106
001f3b03
YK
107 /* External PCIe clock - can be overridden by the board */
108 pcie_bus_clk: pcie_bus {
df863d6f
JM
109 compatible = "fixed-clock";
110 #clock-cells = <0>;
111 clock-frequency = <0>;
112 };
113
001f3b03
YK
114 pmu_a57 {
115 compatible = "arm,cortex-a57-pmu";
116 interrupts-extended = <&gic GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
117 <&gic GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
118 interrupt-affinity = <&a57_0>,
119 <&a57_1>;
df863d6f
JM
120 };
121
001f3b03
YK
122 psci {
123 compatible = "arm,psci-1.0", "arm,psci-0.2";
124 method = "smc";
df863d6f
JM
125 };
126
127 /* External SCIF clock - to be overridden by boards that provide it */
128 scif_clk: scif {
129 compatible = "fixed-clock";
130 #clock-cells = <0>;
131 clock-frequency = <0>;
132 };
133
df863d6f
JM
134 soc {
135 compatible = "simple-bus";
136 interrupt-parent = <&gic>;
137 #address-cells = <2>;
138 #size-cells = <2>;
139 ranges;
140
0b65a9ad 141 rwdt: watchdog@e6020000 {
0b3d87d1
TK
142 compatible = "renesas,r8a77965-wdt",
143 "renesas,rcar-gen3-wdt";
2af6f5a3 144 reg = <0 0xe6020000 0 0x0c>;
0b3d87d1
TK
145 clocks = <&cpg CPG_MOD 402>;
146 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
147 resets = <&cpg 402>;
148 status = "disabled";
df863d6f
JM
149 };
150
151 gpio0: gpio@e6050000 {
e34ca96b
JM
152 compatible = "renesas,gpio-r8a77965",
153 "renesas,rcar-gen3-gpio";
154 reg = <0 0xe6050000 0 0x50>;
155 interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
156 #gpio-cells = <2>;
157 gpio-controller;
158 gpio-ranges = <&pfc 0 0 16>;
159 #interrupt-cells = <2>;
160 interrupt-controller;
161 clocks = <&cpg CPG_MOD 912>;
7e26520f 162 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
e34ca96b 163 resets = <&cpg 912>;
df863d6f
JM
164 };
165
166 gpio1: gpio@e6051000 {
e34ca96b
JM
167 compatible = "renesas,gpio-r8a77965",
168 "renesas,rcar-gen3-gpio";
169 reg = <0 0xe6051000 0 0x50>;
170 interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
171 #gpio-cells = <2>;
172 gpio-controller;
173 gpio-ranges = <&pfc 0 32 29>;
174 #interrupt-cells = <2>;
175 interrupt-controller;
176 clocks = <&cpg CPG_MOD 911>;
7e26520f 177 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
e34ca96b 178 resets = <&cpg 911>;
df863d6f
JM
179 };
180
181 gpio2: gpio@e6052000 {
e34ca96b
JM
182 compatible = "renesas,gpio-r8a77965",
183 "renesas,rcar-gen3-gpio";
184 reg = <0 0xe6052000 0 0x50>;
185 interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
186 #gpio-cells = <2>;
187 gpio-controller;
188 gpio-ranges = <&pfc 0 64 15>;
189 #interrupt-cells = <2>;
190 interrupt-controller;
191 clocks = <&cpg CPG_MOD 910>;
7e26520f 192 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
e34ca96b 193 resets = <&cpg 910>;
df863d6f
JM
194 };
195
196 gpio3: gpio@e6053000 {
e34ca96b
JM
197 compatible = "renesas,gpio-r8a77965",
198 "renesas,rcar-gen3-gpio";
199 reg = <0 0xe6053000 0 0x50>;
200 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
201 #gpio-cells = <2>;
202 gpio-controller;
203 gpio-ranges = <&pfc 0 96 16>;
204 #interrupt-cells = <2>;
205 interrupt-controller;
206 clocks = <&cpg CPG_MOD 909>;
7e26520f 207 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
e34ca96b 208 resets = <&cpg 909>;
df863d6f
JM
209 };
210
211 gpio4: gpio@e6054000 {
e34ca96b
JM
212 compatible = "renesas,gpio-r8a77965",
213 "renesas,rcar-gen3-gpio";
214 reg = <0 0xe6054000 0 0x50>;
215 interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
216 #gpio-cells = <2>;
217 gpio-controller;
218 gpio-ranges = <&pfc 0 128 18>;
219 #interrupt-cells = <2>;
220 interrupt-controller;
221 clocks = <&cpg CPG_MOD 908>;
7e26520f 222 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
e34ca96b 223 resets = <&cpg 908>;
df863d6f
JM
224 };
225
226 gpio5: gpio@e6055000 {
e34ca96b
JM
227 compatible = "renesas,gpio-r8a77965",
228 "renesas,rcar-gen3-gpio";
229 reg = <0 0xe6055000 0 0x50>;
230 interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
231 #gpio-cells = <2>;
232 gpio-controller;
233 gpio-ranges = <&pfc 0 160 26>;
234 #interrupt-cells = <2>;
235 interrupt-controller;
236 clocks = <&cpg CPG_MOD 907>;
7e26520f 237 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
e34ca96b 238 resets = <&cpg 907>;
df863d6f
JM
239 };
240
241 gpio6: gpio@e6055400 {
e34ca96b
JM
242 compatible = "renesas,gpio-r8a77965",
243 "renesas,rcar-gen3-gpio";
244 reg = <0 0xe6055400 0 0x50>;
245 interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
246 #gpio-cells = <2>;
247 gpio-controller;
248 gpio-ranges = <&pfc 0 192 32>;
249 #interrupt-cells = <2>;
250 interrupt-controller;
251 clocks = <&cpg CPG_MOD 906>;
7e26520f 252 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
e34ca96b 253 resets = <&cpg 906>;
df863d6f
JM
254 };
255
256 gpio7: gpio@e6055800 {
e34ca96b
JM
257 compatible = "renesas,gpio-r8a77965",
258 "renesas,rcar-gen3-gpio";
259 reg = <0 0xe6055800 0 0x50>;
260 interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
261 #gpio-cells = <2>;
262 gpio-controller;
263 gpio-ranges = <&pfc 0 224 4>;
264 #interrupt-cells = <2>;
265 interrupt-controller;
266 clocks = <&cpg CPG_MOD 905>;
7e26520f 267 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
e34ca96b 268 resets = <&cpg 905>;
df863d6f
JM
269 };
270
2af6f5a3
YK
271 pfc: pin-controller@e6060000 {
272 compatible = "renesas,pfc-r8a77965";
273 reg = <0 0xe6060000 0 0x50c>;
274 };
275
276 cpg: clock-controller@e6150000 {
277 compatible = "renesas,r8a77965-cpg-mssr";
278 reg = <0 0xe6150000 0 0x1000>;
279 clocks = <&extal_clk>, <&extalr_clk>;
280 clock-names = "extal", "extalr";
281 #clock-cells = <2>;
282 #power-domain-cells = <0>;
283 #reset-cells = <1>;
284 };
285
286 rst: reset-controller@e6160000 {
287 compatible = "renesas,r8a77965-rst";
288 reg = <0 0xe6160000 0 0x0200>;
289 };
290
291 sysc: system-controller@e6180000 {
292 compatible = "renesas,r8a77965-sysc";
293 reg = <0 0xe6180000 0 0x0400>;
294 #power-domain-cells = <1>;
295 };
296
4c529600
NS
297 tsc: thermal@e6198000 {
298 compatible = "renesas,r8a77965-thermal";
299 reg = <0 0xe6198000 0 0x100>,
300 <0 0xe61a0000 0 0x100>,
301 <0 0xe61a8000 0 0x100>;
302 interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
303 <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
304 <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
305 clocks = <&cpg CPG_MOD 522>;
306 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
307 resets = <&cpg 522>;
308 #thermal-sensor-cells = <1>;
309 status = "okay";
310 };
311
df863d6f 312 intc_ex: interrupt-controller@e61c0000 {
ba03b432 313 compatible = "renesas,intc-ex-r8a77965", "renesas,irqc";
f5af7701
JM
314 #interrupt-cells = <2>;
315 interrupt-controller;
9e1b00a2 316 reg = <0 0xe61c0000 0 0x200>;
ba03b432
GU
317 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH
318 GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH
319 GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH
320 GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH
321 GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH
322 GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;
323 clocks = <&cpg CPG_MOD 407>;
7e26520f 324 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
ba03b432 325 resets = <&cpg 407>;
df863d6f
JM
326 };
327
2af6f5a3 328 i2c0: i2c@e6500000 {
111d3ffe
NS
329 #address-cells = <1>;
330 #size-cells = <0>;
331 compatible = "renesas,i2c-r8a77965",
332 "renesas,rcar-gen3-i2c";
2af6f5a3 333 reg = <0 0xe6500000 0 0x40>;
111d3ffe
NS
334 interrupts = <GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH>;
335 clocks = <&cpg CPG_MOD 931>;
336 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
337 resets = <&cpg 931>;
338 dmas = <&dmac1 0x91>, <&dmac1 0x90>,
339 <&dmac2 0x91>, <&dmac2 0x90>;
340 dma-names = "tx", "rx", "tx", "rx";
341 i2c-scl-internal-delay-ns = <110>;
342 status = "disabled";
2af6f5a3
YK
343 };
344
345 i2c1: i2c@e6508000 {
111d3ffe
NS
346 #address-cells = <1>;
347 #size-cells = <0>;
348 compatible = "renesas,i2c-r8a77965",
349 "renesas,rcar-gen3-i2c";
2af6f5a3 350 reg = <0 0xe6508000 0 0x40>;
111d3ffe
NS
351 interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH>;
352 clocks = <&cpg CPG_MOD 930>;
353 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
354 resets = <&cpg 930>;
355 dmas = <&dmac1 0x93>, <&dmac1 0x92>,
356 <&dmac2 0x93>, <&dmac2 0x92>;
357 dma-names = "tx", "rx", "tx", "rx";
358 i2c-scl-internal-delay-ns = <6>;
359 status = "disabled";
2af6f5a3
YK
360 };
361
362 i2c2: i2c@e6510000 {
363 #address-cells = <1>;
364 #size-cells = <0>;
111d3ffe
NS
365 compatible = "renesas,i2c-r8a77965",
366 "renesas,rcar-gen3-i2c";
2af6f5a3 367 reg = <0 0xe6510000 0 0x40>;
111d3ffe
NS
368 interrupts = <GIC_SPI 286 IRQ_TYPE_LEVEL_HIGH>;
369 clocks = <&cpg CPG_MOD 929>;
370 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
371 resets = <&cpg 929>;
372 dmas = <&dmac1 0x95>, <&dmac1 0x94>,
373 <&dmac2 0x95>, <&dmac2 0x94>;
374 dma-names = "tx", "rx", "tx", "rx";
375 i2c-scl-internal-delay-ns = <6>;
376 status = "disabled";
2af6f5a3
YK
377 };
378
379 i2c3: i2c@e66d0000 {
111d3ffe
NS
380 #address-cells = <1>;
381 #size-cells = <0>;
382 compatible = "renesas,i2c-r8a77965",
383 "renesas,rcar-gen3-i2c";
2af6f5a3 384 reg = <0 0xe66d0000 0 0x40>;
111d3ffe
NS
385 interrupts = <GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH>;
386 clocks = <&cpg CPG_MOD 928>;
387 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
388 resets = <&cpg 928>;
389 dmas = <&dmac0 0x97>, <&dmac0 0x96>;
390 dma-names = "tx", "rx";
391 i2c-scl-internal-delay-ns = <110>;
392 status = "disabled";
2af6f5a3
YK
393 };
394
395 i2c4: i2c@e66d8000 {
396 #address-cells = <1>;
397 #size-cells = <0>;
111d3ffe
NS
398 compatible = "renesas,i2c-r8a77965",
399 "renesas,rcar-gen3-i2c";
2af6f5a3 400 reg = <0 0xe66d8000 0 0x40>;
111d3ffe
NS
401 interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
402 clocks = <&cpg CPG_MOD 927>;
403 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
404 resets = <&cpg 927>;
405 dmas = <&dmac0 0x99>, <&dmac0 0x98>;
406 dma-names = "tx", "rx";
407 i2c-scl-internal-delay-ns = <110>;
408 status = "disabled";
2af6f5a3
YK
409 };
410
411 i2c5: i2c@e66e0000 {
111d3ffe
NS
412 #address-cells = <1>;
413 #size-cells = <0>;
414 compatible = "renesas,i2c-r8a77965",
415 "renesas,rcar-gen3-i2c";
2af6f5a3 416 reg = <0 0xe66e0000 0 0x40>;
111d3ffe
NS
417 interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
418 clocks = <&cpg CPG_MOD 919>;
419 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
420 resets = <&cpg 919>;
421 dmas = <&dmac0 0x9b>, <&dmac0 0x9a>;
422 dma-names = "tx", "rx";
423 i2c-scl-internal-delay-ns = <110>;
424 status = "disabled";
2af6f5a3
YK
425 };
426
427 i2c6: i2c@e66e8000 {
111d3ffe
NS
428 #address-cells = <1>;
429 #size-cells = <0>;
430 compatible = "renesas,i2c-r8a77965",
431 "renesas,rcar-gen3-i2c";
2af6f5a3 432 reg = <0 0xe66e8000 0 0x40>;
111d3ffe
NS
433 interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
434 clocks = <&cpg CPG_MOD 918>;
435 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
436 resets = <&cpg 918>;
437 dmas = <&dmac0 0x9d>, <&dmac0 0x9c>;
438 dma-names = "tx", "rx";
439 i2c-scl-internal-delay-ns = <6>;
440 status = "disabled";
2af6f5a3
YK
441 };
442
443 i2c_dvfs: i2c@e60b0000 {
444 #address-cells = <1>;
445 #size-cells = <0>;
446 compatible = "renesas,iic-r8a77965",
447 "renesas,rcar-gen3-iic",
448 "renesas,rmobile-iic";
449 reg = <0 0xe60b0000 0 0x425>;
450 interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>;
451 clocks = <&cpg CPG_MOD 926>;
7e26520f 452 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
453 resets = <&cpg 926>;
454 dmas = <&dmac0 0x11>, <&dmac0 0x10>;
455 dma-names = "tx", "rx";
456 status = "disabled";
457 };
458
b8e3c8e1
TK
459 hscif0: serial@e6540000 {
460 compatible = "renesas,hscif-r8a77965",
461 "renesas,rcar-gen3-hscif",
462 "renesas,hscif";
463 reg = <0 0xe6540000 0 0x60>;
464 interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;
465 clocks = <&cpg CPG_MOD 520>,
466 <&cpg CPG_CORE R8A77965_CLK_S3D1>,
467 <&scif_clk>;
468 clock-names = "fck", "brg_int", "scif_clk";
469 dmas = <&dmac1 0x31>, <&dmac1 0x30>,
470 <&dmac2 0x31>, <&dmac2 0x30>;
471 dma-names = "tx", "rx", "tx", "rx";
472 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
473 resets = <&cpg 520>;
474 status = "disabled";
475 };
476
477 hscif1: serial@e6550000 {
478 compatible = "renesas,hscif-r8a77965",
479 "renesas,rcar-gen3-hscif",
480 "renesas,hscif";
481 reg = <0 0xe6550000 0 0x60>;
482 interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
483 clocks = <&cpg CPG_MOD 519>,
484 <&cpg CPG_CORE R8A77965_CLK_S3D1>,
485 <&scif_clk>;
486 clock-names = "fck", "brg_int", "scif_clk";
487 dmas = <&dmac1 0x33>, <&dmac1 0x32>,
488 <&dmac2 0x33>, <&dmac2 0x32>;
489 dma-names = "tx", "rx", "tx", "rx";
490 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
491 resets = <&cpg 519>;
492 status = "disabled";
493 };
494
495 hscif2: serial@e6560000 {
496 compatible = "renesas,hscif-r8a77965",
497 "renesas,rcar-gen3-hscif",
498 "renesas,hscif";
499 reg = <0 0xe6560000 0 0x60>;
500 interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
501 clocks = <&cpg CPG_MOD 518>,
502 <&cpg CPG_CORE R8A77965_CLK_S3D1>,
503 <&scif_clk>;
504 clock-names = "fck", "brg_int", "scif_clk";
505 dmas = <&dmac1 0x35>, <&dmac1 0x34>,
506 <&dmac2 0x35>, <&dmac2 0x34>;
507 dma-names = "tx", "rx", "tx", "rx";
508 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
509 resets = <&cpg 518>;
510 status = "disabled";
511 };
512
513 hscif3: serial@e66a0000 {
514 compatible = "renesas,hscif-r8a77965",
515 "renesas,rcar-gen3-hscif",
516 "renesas,hscif";
517 reg = <0 0xe66a0000 0 0x60>;
518 interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
519 clocks = <&cpg CPG_MOD 517>,
520 <&cpg CPG_CORE R8A77965_CLK_S3D1>,
521 <&scif_clk>;
522 clock-names = "fck", "brg_int", "scif_clk";
523 dmas = <&dmac0 0x37>, <&dmac0 0x36>;
524 dma-names = "tx", "rx";
525 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
526 resets = <&cpg 517>;
527 status = "disabled";
528 };
529
530 hscif4: serial@e66b0000 {
531 compatible = "renesas,hscif-r8a77965",
532 "renesas,rcar-gen3-hscif",
533 "renesas,hscif";
534 reg = <0 0xe66b0000 0 0x60>;
535 interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
536 clocks = <&cpg CPG_MOD 516>,
537 <&cpg CPG_CORE R8A77965_CLK_S3D1>,
538 <&scif_clk>;
539 clock-names = "fck", "brg_int", "scif_clk";
540 dmas = <&dmac0 0x39>, <&dmac0 0x38>;
541 dma-names = "tx", "rx";
542 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
543 resets = <&cpg 516>;
544 status = "disabled";
545 };
546
2af6f5a3
YK
547 hsusb: usb@e6590000 {
548 compatible = "renesas,usbhs-r8a7796",
549 "renesas,rcar-gen3-usbhs";
550 reg = <0 0xe6590000 0 0x100>;
551 interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
552 clocks = <&cpg CPG_MOD 704>;
553 dmas = <&usb_dmac0 0>, <&usb_dmac0 1>,
554 <&usb_dmac1 0>, <&usb_dmac1 1>;
555 dma-names = "ch0", "ch1", "ch2", "ch3";
556 renesas,buswait = <11>;
557 phys = <&usb2_phy0>;
558 phy-names = "usb";
7e26520f 559 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
560 resets = <&cpg 704>;
561 status = "disabled";
562 };
563
564 usb_dmac0: dma-controller@e65a0000 {
565 compatible = "renesas,r8a77965-usb-dmac",
566 "renesas,usb-dmac";
567 reg = <0 0xe65a0000 0 0x100>;
568 interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH
569 GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
570 interrupt-names = "ch0", "ch1";
571 clocks = <&cpg CPG_MOD 330>;
7e26520f 572 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
573 resets = <&cpg 330>;
574 #dma-cells = <1>;
575 dma-channels = <2>;
576 };
577
578 usb_dmac1: dma-controller@e65b0000 {
579 compatible = "renesas,r8a77965-usb-dmac",
580 "renesas,usb-dmac";
581 reg = <0 0xe65b0000 0 0x100>;
582 interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH
583 GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
584 interrupt-names = "ch0", "ch1";
585 clocks = <&cpg CPG_MOD 331>;
7e26520f 586 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
587 resets = <&cpg 331>;
588 #dma-cells = <1>;
589 dma-channels = <2>;
590 };
591
592 usb3_phy0: usb-phy@e65ee000 {
593 compatible = "renesas,r8a77965-usb3-phy",
594 "renesas,rcar-gen3-usb3-phy";
595 reg = <0 0xe65ee000 0 0x90>;
596 clocks = <&cpg CPG_MOD 328>, <&usb3s0_clk>,
597 <&usb_extal_clk>;
598 clock-names = "usb3-if", "usb3s_clk", "usb_extal";
7e26520f 599 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
600 resets = <&cpg 328>;
601 #phy-cells = <0>;
602 status = "disabled";
603 };
604
df863d6f 605 dmac0: dma-controller@e6700000 {
838c1121
JM
606 compatible = "renesas,dmac-r8a77965",
607 "renesas,rcar-dmac";
608 reg = <0 0xe6700000 0 0x10000>;
609 interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH
610 GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH
611 GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH
612 GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH
613 GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH
614 GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH
615 GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH
616 GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH
617 GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH
618 GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH
619 GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH
620 GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH
621 GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH
622 GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH
623 GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH
624 GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH
625 GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>;
626 interrupt-names = "error",
627 "ch0", "ch1", "ch2", "ch3",
628 "ch4", "ch5", "ch6", "ch7",
629 "ch8", "ch9", "ch10", "ch11",
630 "ch12", "ch13", "ch14", "ch15";
631 clocks = <&cpg CPG_MOD 219>;
632 clock-names = "fck";
7e26520f 633 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
838c1121
JM
634 resets = <&cpg 219>;
635 #dma-cells = <1>;
636 dma-channels = <16>;
4d76ad7d
MD
637 iommus = <&ipmmu_ds0 0>, <&ipmmu_ds0 1>,
638 <&ipmmu_ds0 2>, <&ipmmu_ds0 3>,
639 <&ipmmu_ds0 4>, <&ipmmu_ds0 5>,
640 <&ipmmu_ds0 6>, <&ipmmu_ds0 7>,
641 <&ipmmu_ds0 8>, <&ipmmu_ds0 9>,
642 <&ipmmu_ds0 10>, <&ipmmu_ds0 11>,
643 <&ipmmu_ds0 12>, <&ipmmu_ds0 13>,
644 <&ipmmu_ds0 14>, <&ipmmu_ds0 15>;
df863d6f
JM
645 };
646
647 dmac1: dma-controller@e7300000 {
838c1121
JM
648 compatible = "renesas,dmac-r8a77965",
649 "renesas,rcar-dmac";
650 reg = <0 0xe7300000 0 0x10000>;
651 interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH
652 GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH
653 GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH
654 GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH
655 GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH
656 GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH
657 GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH
658 GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH
659 GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH
660 GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH
661 GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH
662 GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH
663 GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH
664 GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH
665 GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH
666 GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH
667 GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>;
668 interrupt-names = "error",
669 "ch0", "ch1", "ch2", "ch3",
670 "ch4", "ch5", "ch6", "ch7",
671 "ch8", "ch9", "ch10", "ch11",
672 "ch12", "ch13", "ch14", "ch15";
673 clocks = <&cpg CPG_MOD 218>;
674 clock-names = "fck";
7e26520f 675 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
838c1121
JM
676 resets = <&cpg 218>;
677 #dma-cells = <1>;
678 dma-channels = <16>;
4d76ad7d
MD
679 iommus = <&ipmmu_ds1 0>, <&ipmmu_ds1 1>,
680 <&ipmmu_ds1 2>, <&ipmmu_ds1 3>,
681 <&ipmmu_ds1 4>, <&ipmmu_ds1 5>,
682 <&ipmmu_ds1 6>, <&ipmmu_ds1 7>,
683 <&ipmmu_ds1 8>, <&ipmmu_ds1 9>,
684 <&ipmmu_ds1 10>, <&ipmmu_ds1 11>,
685 <&ipmmu_ds1 12>, <&ipmmu_ds1 13>,
686 <&ipmmu_ds1 14>, <&ipmmu_ds1 15>;
df863d6f
JM
687 };
688
689 dmac2: dma-controller@e7310000 {
838c1121
JM
690 compatible = "renesas,dmac-r8a77965",
691 "renesas,rcar-dmac";
692 reg = <0 0xe7310000 0 0x10000>;
693 interrupts = <GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH
694 GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH
695 GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH
696 GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH
697 GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH
698 GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH
699 GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH
700 GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH
701 GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH
702 GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH
703 GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH
704 GIC_SPI 427 IRQ_TYPE_LEVEL_HIGH
705 GIC_SPI 428 IRQ_TYPE_LEVEL_HIGH
706 GIC_SPI 429 IRQ_TYPE_LEVEL_HIGH
707 GIC_SPI 430 IRQ_TYPE_LEVEL_HIGH
708 GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH
709 GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>;
710 interrupt-names = "error",
711 "ch0", "ch1", "ch2", "ch3",
712 "ch4", "ch5", "ch6", "ch7",
713 "ch8", "ch9", "ch10", "ch11",
714 "ch12", "ch13", "ch14", "ch15";
715 clocks = <&cpg CPG_MOD 217>;
716 clock-names = "fck";
7e26520f 717 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
838c1121
JM
718 resets = <&cpg 217>;
719 #dma-cells = <1>;
720 dma-channels = <16>;
4d76ad7d
MD
721 iommus = <&ipmmu_ds1 16>, <&ipmmu_ds1 17>,
722 <&ipmmu_ds1 18>, <&ipmmu_ds1 19>,
723 <&ipmmu_ds1 20>, <&ipmmu_ds1 21>,
724 <&ipmmu_ds1 22>, <&ipmmu_ds1 23>,
725 <&ipmmu_ds1 24>, <&ipmmu_ds1 25>,
726 <&ipmmu_ds1 26>, <&ipmmu_ds1 27>,
727 <&ipmmu_ds1 28>, <&ipmmu_ds1 29>,
728 <&ipmmu_ds1 30>, <&ipmmu_ds1 31>;
df863d6f
JM
729 };
730
55697cbb
MD
731 ipmmu_ds0: mmu@e6740000 {
732 compatible = "renesas,ipmmu-r8a77965";
733 reg = <0 0xe6740000 0 0x1000>;
734 renesas,ipmmu-main = <&ipmmu_mm 0>;
735 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
736 #iommu-cells = <1>;
737 };
738
739 ipmmu_ds1: mmu@e7740000 {
740 compatible = "renesas,ipmmu-r8a77965";
741 reg = <0 0xe7740000 0 0x1000>;
742 renesas,ipmmu-main = <&ipmmu_mm 1>;
743 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
744 #iommu-cells = <1>;
745 };
746
747 ipmmu_hc: mmu@e6570000 {
748 compatible = "renesas,ipmmu-r8a77965";
749 reg = <0 0xe6570000 0 0x1000>;
750 renesas,ipmmu-main = <&ipmmu_mm 2>;
751 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
752 #iommu-cells = <1>;
753 };
754
755 ipmmu_ir: mmu@ff8b0000 {
756 compatible = "renesas,ipmmu-r8a77965";
757 reg = <0 0xff8b0000 0 0x1000>;
758 renesas,ipmmu-main = <&ipmmu_mm 3>;
759 power-domains = <&sysc R8A77965_PD_A3IR>;
760 #iommu-cells = <1>;
761 };
762
763 ipmmu_mm: mmu@e67b0000 {
764 compatible = "renesas,ipmmu-r8a77965";
765 reg = <0 0xe67b0000 0 0x1000>;
766 interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>,
767 <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH>;
768 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
769 #iommu-cells = <1>;
770 };
771
772 ipmmu_mp: mmu@ec670000 {
773 compatible = "renesas,ipmmu-r8a77965";
774 reg = <0 0xec670000 0 0x1000>;
775 renesas,ipmmu-main = <&ipmmu_mm 4>;
776 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
777 #iommu-cells = <1>;
778 };
779
780 ipmmu_pv0: mmu@fd800000 {
781 compatible = "renesas,ipmmu-r8a77965";
782 reg = <0 0xfd800000 0 0x1000>;
783 renesas,ipmmu-main = <&ipmmu_mm 6>;
784 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
785 #iommu-cells = <1>;
786 };
787
788 ipmmu_rt: mmu@ffc80000 {
789 compatible = "renesas,ipmmu-r8a77965";
790 reg = <0 0xffc80000 0 0x1000>;
791 renesas,ipmmu-main = <&ipmmu_mm 10>;
792 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
793 #iommu-cells = <1>;
794 };
795
796 ipmmu_vc0: mmu@fe6b0000 {
797 compatible = "renesas,ipmmu-r8a77965";
798 reg = <0 0xfe6b0000 0 0x1000>;
799 renesas,ipmmu-main = <&ipmmu_mm 12>;
800 power-domains = <&sysc R8A77965_PD_A3VC>;
801 #iommu-cells = <1>;
802 };
803
804 ipmmu_vi0: mmu@febd0000 {
805 compatible = "renesas,ipmmu-r8a77965";
806 reg = <0 0xfebd0000 0 0x1000>;
807 renesas,ipmmu-main = <&ipmmu_mm 14>;
808 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
809 #iommu-cells = <1>;
810 };
811
812 ipmmu_vp0: mmu@fe990000 {
813 compatible = "renesas,ipmmu-r8a77965";
814 reg = <0 0xfe990000 0 0x1000>;
815 renesas,ipmmu-main = <&ipmmu_mm 16>;
816 power-domains = <&sysc R8A77965_PD_A3VP>;
817 #iommu-cells = <1>;
818 };
819
2af6f5a3
YK
820 avb: ethernet@e6800000 {
821 compatible = "renesas,etheravb-r8a77965",
822 "renesas,etheravb-rcar-gen3";
823 reg = <0 0xe6800000 0 0x800>, <0 0xe6a00000 0 0x10000>;
824 interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
825 <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
826 <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
827 <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
828 <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>,
829 <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>,
830 <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>,
831 <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>,
832 <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>,
833 <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>,
834 <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
835 <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>,
836 <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
837 <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>,
838 <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
839 <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
840 <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
841 <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
842 <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
843 <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
844 <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
845 <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
846 <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
847 <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>,
848 <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
849 interrupt-names = "ch0", "ch1", "ch2", "ch3",
850 "ch4", "ch5", "ch6", "ch7",
851 "ch8", "ch9", "ch10", "ch11",
852 "ch12", "ch13", "ch14", "ch15",
853 "ch16", "ch17", "ch18", "ch19",
854 "ch20", "ch21", "ch22", "ch23",
855 "ch24";
856 clocks = <&cpg CPG_MOD 812>;
7e26520f 857 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
858 resets = <&cpg 812>;
859 phy-mode = "rgmii";
860 #address-cells = <1>;
861 #size-cells = <0>;
0ea5b2fd 862 status = "disabled";
df863d6f
JM
863 };
864
2af6f5a3
YK
865 pwm0: pwm@e6e30000 {
866 compatible = "renesas,pwm-r8a77965", "renesas,pwm-rcar";
867 reg = <0 0xe6e30000 0 8>;
868 #pwm-cells = <2>;
869 clocks = <&cpg CPG_MOD 523>;
870 resets = <&cpg 523>;
7e26520f 871 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
872 status = "disabled";
873 };
874
875 pwm1: pwm@e6e31000 {
876 compatible = "renesas,pwm-r8a77965", "renesas,pwm-rcar";
877 reg = <0 0xe6e31000 0 8>;
878 #pwm-cells = <2>;
879 clocks = <&cpg CPG_MOD 523>;
880 resets = <&cpg 523>;
7e26520f 881 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
882 status = "disabled";
883 };
884
885 pwm2: pwm@e6e32000 {
886 compatible = "renesas,pwm-r8a77965", "renesas,pwm-rcar";
887 reg = <0 0xe6e32000 0 8>;
888 #pwm-cells = <2>;
889 clocks = <&cpg CPG_MOD 523>;
890 resets = <&cpg 523>;
7e26520f 891 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
892 status = "disabled";
893 };
894
895 pwm3: pwm@e6e33000 {
896 compatible = "renesas,pwm-r8a77965", "renesas,pwm-rcar";
897 reg = <0 0xe6e33000 0 8>;
898 #pwm-cells = <2>;
899 clocks = <&cpg CPG_MOD 523>;
900 resets = <&cpg 523>;
7e26520f 901 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
902 status = "disabled";
903 };
904
905 pwm4: pwm@e6e34000 {
906 compatible = "renesas,pwm-r8a77965", "renesas,pwm-rcar";
907 reg = <0 0xe6e34000 0 8>;
908 #pwm-cells = <2>;
909 clocks = <&cpg CPG_MOD 523>;
910 resets = <&cpg 523>;
7e26520f 911 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
912 status = "disabled";
913 };
914
915 pwm5: pwm@e6e35000 {
916 compatible = "renesas,pwm-r8a77965", "renesas,pwm-rcar";
917 reg = <0 0xe6e35000 0 8>;
918 #pwm-cells = <2>;
919 clocks = <&cpg CPG_MOD 523>;
920 resets = <&cpg 523>;
7e26520f 921 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
922 status = "disabled";
923 };
924
925 pwm6: pwm@e6e36000 {
926 compatible = "renesas,pwm-r8a77965", "renesas,pwm-rcar";
927 reg = <0 0xe6e36000 0 8>;
928 #pwm-cells = <2>;
929 clocks = <&cpg CPG_MOD 523>;
930 resets = <&cpg 523>;
7e26520f 931 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
932 status = "disabled";
933 };
934
935 scif0: serial@e6e60000 {
936 compatible = "renesas,scif-r8a77965",
937 "renesas,rcar-gen3-scif", "renesas,scif";
938 reg = <0 0xe6e60000 0 64>;
939 interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
940 clocks = <&cpg CPG_MOD 207>,
a6972dec 941 <&cpg CPG_CORE R8A77965_CLK_S3D1>,
2af6f5a3
YK
942 <&scif_clk>;
943 clock-names = "fck", "brg_int", "scif_clk";
944 dmas = <&dmac1 0x51>, <&dmac1 0x50>,
945 <&dmac2 0x51>, <&dmac2 0x50>;
946 dma-names = "tx", "rx", "tx", "rx";
7e26520f 947 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
948 resets = <&cpg 207>;
949 status = "disabled";
950 };
951
952 scif1: serial@e6e68000 {
953 compatible = "renesas,scif-r8a77965",
954 "renesas,rcar-gen3-scif", "renesas,scif";
955 reg = <0 0xe6e68000 0 64>;
956 interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
957 clocks = <&cpg CPG_MOD 206>,
a6972dec 958 <&cpg CPG_CORE R8A77965_CLK_S3D1>,
2af6f5a3
YK
959 <&scif_clk>;
960 clock-names = "fck", "brg_int", "scif_clk";
961 dmas = <&dmac1 0x53>, <&dmac1 0x52>,
962 <&dmac2 0x53>, <&dmac2 0x52>;
963 dma-names = "tx", "rx", "tx", "rx";
7e26520f 964 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
0ea5b2fd
JM
965 resets = <&cpg 206>;
966 status = "disabled";
df863d6f
JM
967 };
968
969 scif2: serial@e6e88000 {
0ea5b2fd
JM
970 compatible = "renesas,scif-r8a77965",
971 "renesas,rcar-gen3-scif", "renesas,scif";
972 reg = <0 0xe6e88000 0 64>;
973 interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
974 clocks = <&cpg CPG_MOD 310>,
a6972dec 975 <&cpg CPG_CORE R8A77965_CLK_S3D1>,
0ea5b2fd
JM
976 <&scif_clk>;
977 clock-names = "fck", "brg_int", "scif_clk";
7e26520f 978 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
0ea5b2fd
JM
979 resets = <&cpg 310>;
980 status = "disabled";
df863d6f
JM
981 };
982
983 scif3: serial@e6c50000 {
0ea5b2fd
JM
984 compatible = "renesas,scif-r8a77965",
985 "renesas,rcar-gen3-scif", "renesas,scif";
986 reg = <0 0xe6c50000 0 64>;
987 interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
988 clocks = <&cpg CPG_MOD 204>,
a6972dec 989 <&cpg CPG_CORE R8A77965_CLK_S3D1>,
0ea5b2fd
JM
990 <&scif_clk>;
991 clock-names = "fck", "brg_int", "scif_clk";
992 dmas = <&dmac0 0x57>, <&dmac0 0x56>;
993 dma-names = "tx", "rx";
7e26520f 994 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
0ea5b2fd
JM
995 resets = <&cpg 204>;
996 status = "disabled";
df863d6f
JM
997 };
998
999 scif4: serial@e6c40000 {
0ea5b2fd
JM
1000 compatible = "renesas,scif-r8a77965",
1001 "renesas,rcar-gen3-scif", "renesas,scif";
1002 reg = <0 0xe6c40000 0 64>;
1003 interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
1004 clocks = <&cpg CPG_MOD 203>,
a6972dec 1005 <&cpg CPG_CORE R8A77965_CLK_S3D1>,
0ea5b2fd
JM
1006 <&scif_clk>;
1007 clock-names = "fck", "brg_int", "scif_clk";
1008 dmas = <&dmac0 0x59>, <&dmac0 0x58>;
1009 dma-names = "tx", "rx";
7e26520f 1010 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
0ea5b2fd
JM
1011 resets = <&cpg 203>;
1012 status = "disabled";
df863d6f
JM
1013 };
1014
1015 scif5: serial@e6f30000 {
0ea5b2fd
JM
1016 compatible = "renesas,scif-r8a77965",
1017 "renesas,rcar-gen3-scif", "renesas,scif";
1018 reg = <0 0xe6f30000 0 64>;
1019 interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
1020 clocks = <&cpg CPG_MOD 202>,
a6972dec 1021 <&cpg CPG_CORE R8A77965_CLK_S3D1>,
0ea5b2fd
JM
1022 <&scif_clk>;
1023 clock-names = "fck", "brg_int", "scif_clk";
1024 dmas = <&dmac1 0x5b>, <&dmac1 0x5a>,
1025 <&dmac2 0x5b>, <&dmac2 0x5a>;
1026 dma-names = "tx", "rx", "tx", "rx";
7e26520f 1027 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
0ea5b2fd
JM
1028 resets = <&cpg 202>;
1029 status = "disabled";
df863d6f
JM
1030 };
1031
2af6f5a3
YK
1032 msiof0: spi@e6e90000 {
1033 compatible = "renesas,msiof-r8a77965",
1034 "renesas,rcar-gen3-msiof";
1035 reg = <0 0xe6e90000 0 0x0064>;
1036 interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
1037 clocks = <&cpg CPG_MOD 211>;
1038 dmas = <&dmac1 0x41>, <&dmac1 0x40>,
1039 <&dmac2 0x41>, <&dmac2 0x40>;
1040 dma-names = "tx", "rx", "tx", "rx";
7e26520f 1041 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3 1042 resets = <&cpg 211>;
ba8b5ad0
JM
1043 #address-cells = <1>;
1044 #size-cells = <0>;
862a61d0 1045 status = "disabled";
df863d6f
JM
1046 };
1047
2af6f5a3
YK
1048 msiof1: spi@e6ea0000 {
1049 compatible = "renesas,msiof-r8a77965",
1050 "renesas,rcar-gen3-msiof";
1051 reg = <0 0xe6ea0000 0 0x0064>;
1052 interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>;
1053 clocks = <&cpg CPG_MOD 210>;
1054 dmas = <&dmac1 0x43>, <&dmac1 0x42>,
1055 <&dmac2 0x43>, <&dmac2 0x42>;
1056 dma-names = "tx", "rx", "tx", "rx";
7e26520f 1057 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
1058 resets = <&cpg 210>;
1059 #address-cells = <1>;
1060 #size-cells = <0>;
1061 status = "disabled";
df863d6f
JM
1062 };
1063
2af6f5a3
YK
1064 msiof2: spi@e6c00000 {
1065 compatible = "renesas,msiof-r8a77965",
1066 "renesas,rcar-gen3-msiof";
1067 reg = <0 0xe6c00000 0 0x0064>;
1068 interrupts = <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>;
1069 clocks = <&cpg CPG_MOD 209>;
1070 dmas = <&dmac0 0x45>, <&dmac0 0x44>;
1071 dma-names = "tx", "rx";
7e26520f 1072 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
1073 resets = <&cpg 209>;
1074 #address-cells = <1>;
1075 #size-cells = <0>;
1076 status = "disabled";
1077 };
ba8b5ad0 1078
2af6f5a3
YK
1079 msiof3: spi@e6c10000 {
1080 compatible = "renesas,msiof-r8a77965",
1081 "renesas,rcar-gen3-msiof";
1082 reg = <0 0xe6c10000 0 0x0064>;
1083 interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;
1084 clocks = <&cpg CPG_MOD 208>;
1085 dmas = <&dmac0 0x47>, <&dmac0 0x46>;
1086 dma-names = "tx", "rx";
7e26520f 1087 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
1088 resets = <&cpg 208>;
1089 #address-cells = <1>;
1090 #size-cells = <0>;
1091 status = "disabled";
df863d6f
JM
1092 };
1093
1094 vin0: video@e6ef0000 {
98b6badf 1095 compatible = "renesas,vin-r8a77965";
9e1b00a2 1096 reg = <0 0xe6ef0000 0 0x1000>;
98b6badf
NS
1097 interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>;
1098 clocks = <&cpg CPG_MOD 811>;
1099 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1100 resets = <&cpg 811>;
1101 renesas,id = <0>;
1102 status = "disabled";
1103
1104 ports {
1105 #address-cells = <1>;
1106 #size-cells = <0>;
1107
1108 port@1 {
1109 #address-cells = <1>;
1110 #size-cells = <0>;
1111
1112 reg = <1>;
1113
1114 vin0csi20: endpoint@0 {
1115 reg = <0>;
1116 remote-endpoint= <&csi20vin0>;
1117 };
1118 vin0csi40: endpoint@2 {
1119 reg = <2>;
1120 remote-endpoint= <&csi40vin0>;
1121 };
1122 };
1123 };
df863d6f
JM
1124 };
1125
1126 vin1: video@e6ef1000 {
98b6badf 1127 compatible = "renesas,vin-r8a77965";
9e1b00a2 1128 reg = <0 0xe6ef1000 0 0x1000>;
98b6badf
NS
1129 interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>;
1130 clocks = <&cpg CPG_MOD 810>;
1131 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1132 resets = <&cpg 810>;
1133 renesas,id = <1>;
1134 status = "disabled";
1135
1136 ports {
1137 #address-cells = <1>;
1138 #size-cells = <0>;
1139
1140 port@1 {
1141 #address-cells = <1>;
1142 #size-cells = <0>;
1143
1144 reg = <1>;
1145
1146 vin1csi20: endpoint@0 {
1147 reg = <0>;
1148 remote-endpoint= <&csi20vin1>;
1149 };
1150 vin1csi40: endpoint@2 {
1151 reg = <2>;
1152 remote-endpoint= <&csi40vin1>;
1153 };
1154 };
1155 };
df863d6f
JM
1156 };
1157
1158 vin2: video@e6ef2000 {
98b6badf 1159 compatible = "renesas,vin-r8a77965";
9e1b00a2 1160 reg = <0 0xe6ef2000 0 0x1000>;
98b6badf
NS
1161 interrupts = <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>;
1162 clocks = <&cpg CPG_MOD 809>;
1163 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1164 resets = <&cpg 809>;
1165 renesas,id = <2>;
1166 status = "disabled";
1167
1168 ports {
1169 #address-cells = <1>;
1170 #size-cells = <0>;
1171
1172 port@1 {
1173 #address-cells = <1>;
1174 #size-cells = <0>;
1175
1176 reg = <1>;
1177
1178 vin2csi20: endpoint@0 {
1179 reg = <0>;
1180 remote-endpoint= <&csi20vin2>;
1181 };
1182 vin2csi40: endpoint@2 {
1183 reg = <2>;
1184 remote-endpoint= <&csi40vin2>;
1185 };
1186 };
1187 };
df863d6f
JM
1188 };
1189
1190 vin3: video@e6ef3000 {
98b6badf 1191 compatible = "renesas,vin-r8a77965";
9e1b00a2 1192 reg = <0 0xe6ef3000 0 0x1000>;
98b6badf
NS
1193 interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>;
1194 clocks = <&cpg CPG_MOD 808>;
1195 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1196 resets = <&cpg 808>;
1197 renesas,id = <3>;
1198 status = "disabled";
1199
1200 ports {
1201 #address-cells = <1>;
1202 #size-cells = <0>;
1203
1204 port@1 {
1205 #address-cells = <1>;
1206 #size-cells = <0>;
1207
1208 reg = <1>;
1209
1210 vin3csi20: endpoint@0 {
1211 reg = <0>;
1212 remote-endpoint= <&csi20vin3>;
1213 };
1214 vin3csi40: endpoint@2 {
1215 reg = <2>;
1216 remote-endpoint= <&csi40vin3>;
1217 };
1218 };
1219 };
df863d6f
JM
1220 };
1221
1222 vin4: video@e6ef4000 {
98b6badf 1223 compatible = "renesas,vin-r8a77965";
9e1b00a2 1224 reg = <0 0xe6ef4000 0 0x1000>;
98b6badf
NS
1225 interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
1226 clocks = <&cpg CPG_MOD 807>;
1227 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1228 resets = <&cpg 807>;
1229 renesas,id = <4>;
1230 status = "disabled";
1231
1232 ports {
1233 #address-cells = <1>;
1234 #size-cells = <0>;
1235
1236 port@1 {
1237 #address-cells = <1>;
1238 #size-cells = <0>;
1239
1240 reg = <1>;
1241
1242 vin4csi20: endpoint@0 {
1243 reg = <0>;
1244 remote-endpoint= <&csi20vin4>;
1245 };
1246 vin4csi40: endpoint@2 {
1247 reg = <2>;
1248 remote-endpoint= <&csi40vin4>;
1249 };
1250 };
1251 };
df863d6f
JM
1252 };
1253
1254 vin5: video@e6ef5000 {
98b6badf 1255 compatible = "renesas,vin-r8a77965";
9e1b00a2 1256 reg = <0 0xe6ef5000 0 0x1000>;
98b6badf
NS
1257 interrupts = <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH>;
1258 clocks = <&cpg CPG_MOD 806>;
1259 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1260 resets = <&cpg 806>;
1261 renesas,id = <5>;
1262 status = "disabled";
1263
1264 ports {
1265 #address-cells = <1>;
1266 #size-cells = <0>;
1267
1268 port@1 {
1269 #address-cells = <1>;
1270 #size-cells = <0>;
1271
1272 reg = <1>;
1273
1274 vin5csi20: endpoint@0 {
1275 reg = <0>;
1276 remote-endpoint= <&csi20vin5>;
1277 };
1278 vin5csi40: endpoint@2 {
1279 reg = <2>;
1280 remote-endpoint= <&csi40vin5>;
1281 };
1282 };
1283 };
df863d6f
JM
1284 };
1285
1286 vin6: video@e6ef6000 {
98b6badf 1287 compatible = "renesas,vin-r8a77965";
9e1b00a2 1288 reg = <0 0xe6ef6000 0 0x1000>;
98b6badf
NS
1289 interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>;
1290 clocks = <&cpg CPG_MOD 805>;
1291 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1292 resets = <&cpg 805>;
1293 renesas,id = <6>;
1294 status = "disabled";
1295
1296 ports {
1297 #address-cells = <1>;
1298 #size-cells = <0>;
1299
1300 port@1 {
1301 #address-cells = <1>;
1302 #size-cells = <0>;
1303
1304 reg = <1>;
1305
1306 vin6csi20: endpoint@0 {
1307 reg = <0>;
1308 remote-endpoint= <&csi20vin6>;
1309 };
1310 vin6csi40: endpoint@2 {
1311 reg = <2>;
1312 remote-endpoint= <&csi40vin6>;
1313 };
1314 };
1315 };
df863d6f
JM
1316 };
1317
1318 vin7: video@e6ef7000 {
98b6badf 1319 compatible = "renesas,vin-r8a77965";
9e1b00a2 1320 reg = <0 0xe6ef7000 0 0x1000>;
98b6badf
NS
1321 interrupts = <GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>;
1322 clocks = <&cpg CPG_MOD 804>;
1323 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1324 resets = <&cpg 804>;
1325 renesas,id = <7>;
1326 status = "disabled";
1327
1328 ports {
1329 #address-cells = <1>;
1330 #size-cells = <0>;
1331
1332 port@1 {
1333 #address-cells = <1>;
1334 #size-cells = <0>;
1335
1336 reg = <1>;
1337
1338 vin7csi20: endpoint@0 {
1339 reg = <0>;
1340 remote-endpoint= <&csi20vin7>;
1341 };
1342 vin7csi40: endpoint@2 {
1343 reg = <2>;
1344 remote-endpoint= <&csi40vin7>;
1345 };
1346 };
1347 };
df863d6f
JM
1348 };
1349
2af6f5a3
YK
1350 rcar_sound: sound@ec500000 {
1351 reg = <0 0xec500000 0 0x1000>, /* SCU */
1352 <0 0xec5a0000 0 0x100>, /* ADG */
1353 <0 0xec540000 0 0x1000>, /* SSIU */
1354 <0 0xec541000 0 0x280>, /* SSI */
1355 <0 0xec740000 0 0x200>; /* Audio DMAC peri peri*/
1356 /* placeholder */
1357
1358 rcar_sound,dvc {
1359 dvc0: dvc-0 {
1360 };
1361 dvc1: dvc-1 {
1362 };
1363 };
1364
1365 rcar_sound,src {
1366 src0: src-0 {
1367 };
1368 src1: src-1 {
1369 };
1370 };
1371
1372 rcar_sound,ssi {
1373 ssi0: ssi-0 {
1374 };
1375 ssi1: ssi-1 {
1376 };
1377 };
e94ac4c7
SH
1378
1379 ports {
1380 #address-cells = <1>;
1381 #size-cells = <0>;
1382 port@0 {
1383 reg = <0>;
1384 };
485f8b28
SH
1385 port@1 {
1386 reg = <1>;
1387 };
e94ac4c7 1388 };
2af6f5a3
YK
1389 };
1390
1391 xhci0: usb@ee000000 {
1392 compatible = "renesas,xhci-r8a77965",
1393 "renesas,rcar-gen3-xhci";
1394 reg = <0 0xee000000 0 0xc00>;
1395 interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
1396 clocks = <&cpg CPG_MOD 328>;
7e26520f 1397 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
1398 resets = <&cpg 328>;
1399 status = "disabled";
1400 };
1401
1402 usb3_peri0: usb@ee020000 {
1403 compatible = "renesas,r8a77965-usb3-peri",
1404 "renesas,rcar-gen3-usb3-peri";
1405 reg = <0 0xee020000 0 0x400>;
1406 interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
1407 clocks = <&cpg CPG_MOD 328>;
7e26520f 1408 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
1409 resets = <&cpg 328>;
1410 status = "disabled";
1411 };
1412
df863d6f 1413 ohci0: usb@ee080000 {
1dfa66cd 1414 compatible = "generic-ohci";
9e1b00a2 1415 reg = <0 0xee080000 0 0x100>;
1dfa66cd
YS
1416 interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
1417 clocks = <&cpg CPG_MOD 703>;
1418 phys = <&usb2_phy0>;
1419 phy-names = "usb";
7e26520f 1420 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1dfa66cd
YS
1421 resets = <&cpg 703>;
1422 status = "disabled";
df863d6f
JM
1423 };
1424
2af6f5a3
YK
1425 ohci1: usb@ee0a0000 {
1426 compatible = "generic-ohci";
1427 reg = <0 0xee0a0000 0 0x100>;
1428 interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
1429 clocks = <&cpg CPG_MOD 702>;
1430 phys = <&usb2_phy1>;
1431 phy-names = "usb";
7e26520f 1432 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
1433 resets = <&cpg 702>;
1434 status = "disabled";
1435 };
1436
df863d6f 1437 ehci0: usb@ee080100 {
1dfa66cd 1438 compatible = "generic-ehci";
9e1b00a2 1439 reg = <0 0xee080100 0 0x100>;
1dfa66cd
YS
1440 interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
1441 clocks = <&cpg CPG_MOD 703>;
1442 phys = <&usb2_phy0>;
1443 phy-names = "usb";
1444 companion = <&ohci0>;
7e26520f 1445 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1dfa66cd
YS
1446 resets = <&cpg 703>;
1447 status = "disabled";
df863d6f
JM
1448 };
1449
2af6f5a3
YK
1450 ehci1: usb@ee0a0100 {
1451 compatible = "generic-ehci";
1452 reg = <0 0xee0a0100 0 0x100>;
1453 interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
1454 clocks = <&cpg CPG_MOD 702>;
1455 phys = <&usb2_phy1>;
1456 phy-names = "usb";
1457 companion = <&ohci1>;
7e26520f 1458 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3
YK
1459 resets = <&cpg 702>;
1460 status = "disabled";
1461 };
1462
df863d6f 1463 usb2_phy0: usb-phy@ee080200 {
b5857630
YS
1464 compatible = "renesas,usb2-phy-r8a77965",
1465 "renesas,rcar-gen3-usb2-phy";
9e1b00a2 1466 reg = <0 0xee080200 0 0x700>;
b5857630
YS
1467 interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
1468 clocks = <&cpg CPG_MOD 703>;
7e26520f 1469 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
b5857630
YS
1470 resets = <&cpg 703>;
1471 #phy-cells = <0>;
1472 status = "disabled";
df863d6f
JM
1473 };
1474
fe674605 1475 usb2_phy1: usb-phy@ee0a0200 {
b5857630
YS
1476 compatible = "renesas,usb2-phy-r8a77965",
1477 "renesas,rcar-gen3-usb2-phy";
fe674605 1478 reg = <0 0xee0a0200 0 0x700>;
b5857630 1479 clocks = <&cpg CPG_MOD 703>;
7e26520f 1480 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
b5857630
YS
1481 resets = <&cpg 703>;
1482 #phy-cells = <0>;
1483 status = "disabled";
fe674605
JM
1484 };
1485
2af6f5a3 1486 sdhi0: sd@ee100000 {
aa7a6365
TK
1487 compatible = "renesas,sdhi-r8a77965",
1488 "renesas,rcar-gen3-sdhi";
2af6f5a3 1489 reg = <0 0xee100000 0 0x2000>;
aa7a6365
TK
1490 interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
1491 clocks = <&cpg CPG_MOD 314>;
1492 max-frequency = <200000000>;
1493 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1494 resets = <&cpg 314>;
1495 status = "disabled";
df863d6f
JM
1496 };
1497
2af6f5a3 1498 sdhi1: sd@ee120000 {
aa7a6365
TK
1499 compatible = "renesas,sdhi-r8a77965",
1500 "renesas,rcar-gen3-sdhi";
2af6f5a3 1501 reg = <0 0xee120000 0 0x2000>;
aa7a6365
TK
1502 interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
1503 clocks = <&cpg CPG_MOD 313>;
1504 max-frequency = <200000000>;
1505 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1506 resets = <&cpg 313>;
1507 status = "disabled";
df863d6f
JM
1508 };
1509
2af6f5a3 1510 sdhi2: sd@ee140000 {
aa7a6365
TK
1511 compatible = "renesas,sdhi-r8a77965",
1512 "renesas,rcar-gen3-sdhi";
2af6f5a3 1513 reg = <0 0xee140000 0 0x2000>;
aa7a6365
TK
1514 interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
1515 clocks = <&cpg CPG_MOD 312>;
1516 max-frequency = <200000000>;
1517 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1518 resets = <&cpg 312>;
1519 status = "disabled";
df863d6f
JM
1520 };
1521
2af6f5a3 1522 sdhi3: sd@ee160000 {
aa7a6365
TK
1523 compatible = "renesas,sdhi-r8a77965",
1524 "renesas,rcar-gen3-sdhi";
2af6f5a3 1525 reg = <0 0xee160000 0 0x2000>;
aa7a6365
TK
1526 interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
1527 clocks = <&cpg CPG_MOD 311>;
1528 max-frequency = <200000000>;
1529 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1530 resets = <&cpg 311>;
1531 status = "disabled";
df863d6f
JM
1532 };
1533
346f0227
TK
1534 sata: sata@ee300000 {
1535 compatible = "renesas,sata-r8a77965",
1536 "renesas,rcar-gen3-sata";
1537 reg = <0 0xee300000 0 0x200000>;
1538 interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
1539 clocks = <&cpg CPG_MOD 815>;
1540 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1541 resets = <&cpg 815>;
1542 status = "disabled";
1543 };
1544
2af6f5a3
YK
1545 gic: interrupt-controller@f1010000 {
1546 compatible = "arm,gic-400";
1547 #interrupt-cells = <3>;
1548 #address-cells = <0>;
1549 interrupt-controller;
1550 reg = <0x0 0xf1010000 0 0x1000>,
1551 <0x0 0xf1020000 0 0x20000>,
1552 <0x0 0xf1040000 0 0x20000>,
1553 <0x0 0xf1060000 0 0x20000>;
1554 interrupts = <GIC_PPI 9
1555 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
1556 clocks = <&cpg CPG_MOD 408>;
1557 clock-names = "clk";
7e26520f 1558 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
2af6f5a3 1559 resets = <&cpg 408>;
df863d6f
JM
1560 };
1561
2af6f5a3 1562 pciec0: pcie@fe000000 {
406c5ad2
TK
1563 compatible = "renesas,pcie-r8a77965",
1564 "renesas,pcie-rcar-gen3";
2af6f5a3 1565 reg = <0 0xfe000000 0 0x80000>;
406c5ad2
TK
1566 #address-cells = <3>;
1567 #size-cells = <2>;
1568 bus-range = <0x00 0xff>;
1569 device_type = "pci";
1570 ranges = <0x01000000 0 0x00000000 0 0xfe100000 0 0x00100000
1571 0x02000000 0 0xfe200000 0 0xfe200000 0 0x00200000
1572 0x02000000 0 0x30000000 0 0x30000000 0 0x08000000
1573 0x42000000 0 0x38000000 0 0x38000000 0 0x08000000>;
1574 /* Map all possible DDR as inbound ranges */
1575 dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>;
1576 interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
1577 <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
1578 <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
1579 #interrupt-cells = <1>;
1580 interrupt-map-mask = <0 0 0 0>;
1581 interrupt-map = <0 0 0 0 &gic GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
1582 clocks = <&cpg CPG_MOD 319>, <&pcie_bus_clk>;
1583 clock-names = "pcie", "pcie_bus";
1584 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1585 resets = <&cpg 319>;
1586 status = "disabled";
df863d6f
JM
1587 };
1588
2af6f5a3 1589 pciec1: pcie@ee800000 {
406c5ad2
TK
1590 compatible = "renesas,pcie-r8a77965",
1591 "renesas,pcie-rcar-gen3";
2af6f5a3 1592 reg = <0 0xee800000 0 0x80000>;
406c5ad2
TK
1593 #address-cells = <3>;
1594 #size-cells = <2>;
1595 bus-range = <0x00 0xff>;
1596 device_type = "pci";
1597 ranges = <0x01000000 0 0x00000000 0 0xee900000 0 0x00100000
1598 0x02000000 0 0xeea00000 0 0xeea00000 0 0x00200000
1599 0x02000000 0 0xc0000000 0 0xc0000000 0 0x08000000
1600 0x42000000 0 0xc8000000 0 0xc8000000 0 0x08000000>;
1601 /* Map all possible DDR as inbound ranges */
1602 dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>;
1603 interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
1604 <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,
1605 <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>;
1606 #interrupt-cells = <1>;
1607 interrupt-map-mask = <0 0 0 0>;
1608 interrupt-map = <0 0 0 0 &gic GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
1609 clocks = <&cpg CPG_MOD 318>, <&pcie_bus_clk>;
1610 clock-names = "pcie", "pcie_bus";
1611 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1612 resets = <&cpg 318>;
1613 status = "disabled";
df863d6f
JM
1614 };
1615
104243b2
KB
1616 fcpf0: fcp@fe950000 {
1617 compatible = "renesas,fcpf";
1618 reg = <0 0xfe950000 0 0x200>;
1619 clocks = <&cpg CPG_MOD 615>;
1620 power-domains = <&sysc R8A77965_PD_A3VP>;
1621 resets = <&cpg 615>;
1622 };
1623
85cb3229
KB
1624 vspb: vsp@fe960000 {
1625 compatible = "renesas,vsp2";
1626 reg = <0 0xfe960000 0 0x8000>;
1627 interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>;
1628 clocks = <&cpg CPG_MOD 626>;
1629 power-domains = <&sysc R8A77965_PD_A3VP>;
1630 resets = <&cpg 626>;
1631
1632 renesas,fcp = <&fcpvb0>;
1633 };
1634
104243b2
KB
1635 fcpvb0: fcp@fe96f000 {
1636 compatible = "renesas,fcpv";
1637 reg = <0 0xfe96f000 0 0x200>;
1638 clocks = <&cpg CPG_MOD 607>;
1639 power-domains = <&sysc R8A77965_PD_A3VP>;
1640 resets = <&cpg 607>;
1641 };
1642
85cb3229
KB
1643 vspi0: vsp@fe9a0000 {
1644 compatible = "renesas,vsp2";
1645 reg = <0 0xfe9a0000 0 0x8000>;
1646 interrupts = <GIC_SPI 444 IRQ_TYPE_LEVEL_HIGH>;
1647 clocks = <&cpg CPG_MOD 631>;
1648 power-domains = <&sysc R8A77965_PD_A3VP>;
1649 resets = <&cpg 631>;
1650
1651 renesas,fcp = <&fcpvi0>;
1652 };
1653
104243b2
KB
1654 fcpvi0: fcp@fe9af000 {
1655 compatible = "renesas,fcpv";
1656 reg = <0 0xfe9af000 0 0x200>;
1657 clocks = <&cpg CPG_MOD 611>;
1658 power-domains = <&sysc R8A77965_PD_A3VP>;
1659 resets = <&cpg 611>;
1660 };
1661
85cb3229
KB
1662 vspd0: vsp@fea20000 {
1663 compatible = "renesas,vsp2";
e21adc78 1664 reg = <0 0xfea20000 0 0x5000>;
85cb3229
KB
1665 interrupts = <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH>;
1666 clocks = <&cpg CPG_MOD 623>;
1667 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1668 resets = <&cpg 623>;
1669
1670 renesas,fcp = <&fcpvd0>;
1671 };
1672
104243b2
KB
1673 fcpvd0: fcp@fea27000 {
1674 compatible = "renesas,fcpv";
1675 reg = <0 0xfea27000 0 0x200>;
1676 clocks = <&cpg CPG_MOD 603>;
1677 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1678 resets = <&cpg 603>;
1679 };
1680
85cb3229
KB
1681 vspd1: vsp@fea28000 {
1682 compatible = "renesas,vsp2";
e21adc78 1683 reg = <0 0xfea28000 0 0x5000>;
85cb3229
KB
1684 interrupts = <GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH>;
1685 clocks = <&cpg CPG_MOD 622>;
1686 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1687 resets = <&cpg 622>;
1688
1689 renesas,fcp = <&fcpvd1>;
1690 };
1691
104243b2
KB
1692 fcpvd1: fcp@fea2f000 {
1693 compatible = "renesas,fcpv";
1694 reg = <0 0xfea2f000 0 0x200>;
1695 clocks = <&cpg CPG_MOD 602>;
1696 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1697 resets = <&cpg 602>;
1698 };
1699
2af6f5a3 1700 csi20: csi2@fea80000 {
98b6badf 1701 compatible = "renesas,r8a77965-csi2";
2af6f5a3 1702 reg = <0 0xfea80000 0 0x10000>;
98b6badf
NS
1703 interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>;
1704 clocks = <&cpg CPG_MOD 714>;
1705 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1706 resets = <&cpg 714>;
1707 status = "disabled";
93b0e564 1708
2af6f5a3
YK
1709 ports {
1710 #address-cells = <1>;
1711 #size-cells = <0>;
98b6badf
NS
1712
1713 port@1 {
1714 #address-cells = <1>;
1715 #size-cells = <0>;
1716
1717 reg = <1>;
1718
1719 csi20vin0: endpoint@0 {
1720 reg = <0>;
1721 remote-endpoint = <&vin0csi20>;
1722 };
1723 csi20vin1: endpoint@1 {
1724 reg = <1>;
1725 remote-endpoint = <&vin1csi20>;
1726 };
1727 csi20vin2: endpoint@2 {
1728 reg = <2>;
1729 remote-endpoint = <&vin2csi20>;
1730 };
1731 csi20vin3: endpoint@3 {
1732 reg = <3>;
1733 remote-endpoint = <&vin3csi20>;
1734 };
1735 csi20vin4: endpoint@4 {
1736 reg = <4>;
1737 remote-endpoint = <&vin4csi20>;
1738 };
1739 csi20vin5: endpoint@5 {
1740 reg = <5>;
1741 remote-endpoint = <&vin5csi20>;
1742 };
1743 csi20vin6: endpoint@6 {
1744 reg = <6>;
1745 remote-endpoint = <&vin6csi20>;
1746 };
1747 csi20vin7: endpoint@7 {
1748 reg = <7>;
1749 remote-endpoint = <&vin7csi20>;
1750 };
1751 };
2af6f5a3 1752 };
93b0e564
TK
1753 };
1754
2af6f5a3 1755 csi40: csi2@feaa0000 {
98b6badf 1756 compatible = "renesas,r8a77965-csi2";
2af6f5a3 1757 reg = <0 0xfeaa0000 0 0x10000>;
98b6badf
NS
1758 interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>;
1759 clocks = <&cpg CPG_MOD 716>;
1760 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1761 resets = <&cpg 716>;
1762 status = "disabled";
93b0e564 1763
2af6f5a3
YK
1764 ports {
1765 #address-cells = <1>;
1766 #size-cells = <0>;
98b6badf
NS
1767
1768 port@1 {
1769 #address-cells = <1>;
1770 #size-cells = <0>;
1771
1772 reg = <1>;
1773
1774 csi40vin0: endpoint@0 {
1775 reg = <0>;
1776 remote-endpoint = <&vin0csi40>;
1777 };
1778 csi40vin1: endpoint@1 {
1779 reg = <1>;
1780 remote-endpoint = <&vin1csi40>;
1781 };
1782 csi40vin2: endpoint@2 {
1783 reg = <2>;
1784 remote-endpoint = <&vin2csi40>;
1785 };
1786 csi40vin3: endpoint@3 {
1787 reg = <3>;
1788 remote-endpoint = <&vin3csi40>;
1789 };
1790 csi40vin4: endpoint@4 {
1791 reg = <4>;
1792 remote-endpoint = <&vin4csi40>;
1793 };
1794 csi40vin5: endpoint@5 {
1795 reg = <5>;
1796 remote-endpoint = <&vin5csi40>;
1797 };
1798 csi40vin6: endpoint@6 {
1799 reg = <6>;
1800 remote-endpoint = <&vin6csi40>;
1801 };
1802 csi40vin7: endpoint@7 {
1803 reg = <7>;
1804 remote-endpoint = <&vin7csi40>;
1805 };
1806 };
2af6f5a3 1807 };
93b0e564
TK
1808 };
1809
5daa6f9f
KB
1810 hdmi0: hdmi@fead0000 {
1811 compatible = "renesas,r8a77965-hdmi",
1812 "renesas,rcar-gen3-hdmi";
1813 reg = <0 0xfead0000 0 0x10000>;
1814 interrupts = <GIC_SPI 389 IRQ_TYPE_LEVEL_HIGH>;
1815 clocks = <&cpg CPG_MOD 729>,
1816 <&cpg CPG_CORE R8A77965_CLK_HDMI>;
1817 clock-names = "iahb", "isfr";
1818 power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
1819 resets = <&cpg 729>;
1820 status = "disabled";
1821
1822 ports {
1823 #address-cells = <1>;
1824 #size-cells = <0>;
1825 port@0 {
1826 reg = <0>;
1827 dw_hdmi0_in: endpoint {
1828 remote-endpoint = <&du_out_hdmi0>;
1829 };
1830 };
1831 port@1 {
1832 reg = <1>;
1833 };
1834 };
1835 };
1836
df863d6f 1837 du: display@feb00000 {
2f2c71bf
KB
1838 compatible = "renesas,du-r8a77965";
1839 reg = <0 0xfeb00000 0 0x80000>;
1840 reg-names = "du";
1841 interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
1842 <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>,
1843 <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH>;
1844 clocks = <&cpg CPG_MOD 724>,
1845 <&cpg CPG_MOD 723>,
1846 <&cpg CPG_MOD 721>;
1847 clock-names = "du.0", "du.1", "du.3";
1848 status = "disabled";
1849
1850 vsps = <&vspd0 0 &vspd1 0 &vspd0 1>;
df863d6f
JM
1851
1852 ports {
ba8b5ad0
JM
1853 #address-cells = <1>;
1854 #size-cells = <0>;
1855
df863d6f
JM
1856 port@0 {
1857 reg = <0>;
1858 du_out_rgb: endpoint {
1859 };
1860 };
1861 port@1 {
1862 reg = <1>;
1863 du_out_hdmi0: endpoint {
5daa6f9f 1864 remote-endpoint = <&dw_hdmi0_in>;
df863d6f
JM
1865 };
1866 };
1867 port@2 {
1868 reg = <2>;
1869 du_out_lvds0: endpoint {
1870 };
1871 };
1872 };
1873 };
1874
2af6f5a3
YK
1875 prr: chipid@fff00044 {
1876 compatible = "renesas,prr";
1877 reg = <0 0xfff00044 0 4>;
df863d6f
JM
1878 };
1879 };
001f3b03
YK
1880
1881 timer {
1882 compatible = "arm,armv8-timer";
1883 interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
1884 <&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
1885 <&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
1886 <&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
1887 };
1888
4c529600
NS
1889 thermal-zones {
1890 sensor_thermal1: sensor-thermal1 {
1891 polling-delay-passive = <250>;
1892 polling-delay = <1000>;
1893 thermal-sensors = <&tsc 0>;
1894
1895 trips {
1896 sensor1_crit: sensor1-crit {
1897 temperature = <120000>;
1898 hysteresis = <1000>;
1899 type = "critical";
1900 };
1901 };
1902 };
1903
1904 sensor_thermal2: sensor-thermal2 {
1905 polling-delay-passive = <250>;
1906 polling-delay = <1000>;
1907 thermal-sensors = <&tsc 1>;
1908
1909 trips {
1910 sensor2_crit: sensor2-crit {
1911 temperature = <120000>;
1912 hysteresis = <1000>;
1913 type = "critical";
1914 };
1915 };
1916 };
1917
1918 sensor_thermal3: sensor-thermal3 {
1919 polling-delay-passive = <250>;
1920 polling-delay = <1000>;
1921 thermal-sensors = <&tsc 2>;
1922
1923 trips {
1924 sensor3_crit: sensor3-crit {
1925 temperature = <120000>;
1926 hysteresis = <1000>;
1927 type = "critical";
1928 };
1929 };
1930 };
1931 };
1932
001f3b03
YK
1933 /* External USB clocks - can be overridden by the board */
1934 usb3s0_clk: usb3s0 {
1935 compatible = "fixed-clock";
1936 #clock-cells = <0>;
1937 clock-frequency = <0>;
1938 };
1939
1940 usb_extal_clk: usb_extal {
1941 compatible = "fixed-clock";
1942 #clock-cells = <0>;
1943 clock-frequency = <0>;
1944 };
df863d6f 1945};