Commit | Line | Data |
---|---|---|
8c2c3df3 CM |
1 | config ARM64 |
2 | def_bool y | |
b6197b93 | 3 | select ACPI_CCA_REQUIRED if ACPI |
d8f4f161 | 4 | select ACPI_GENERIC_GSI if ACPI |
5f1ae4eb | 5 | select ACPI_GTDT if ACPI |
c6bb8f89 | 6 | select ACPI_IORT if ACPI |
6933de0c | 7 | select ACPI_REDUCED_HARDWARE_ONLY if ACPI |
0cb0786b | 8 | select ACPI_MCFG if ACPI |
888125a7 | 9 | select ACPI_SPCR_TABLE if ACPI |
0ce82232 | 10 | select ACPI_PPTT if ACPI |
1d8f51d4 | 11 | select ARCH_CLOCKSOURCE_DATA |
ec6d06ef | 12 | select ARCH_HAS_DEBUG_VIRTUAL |
21266be9 | 13 | select ARCH_HAS_DEVMEM_IS_ALLOWED |
38b04a74 | 14 | select ARCH_HAS_ACPI_TABLE_UPGRADE if ACPI |
2b68f6ca | 15 | select ARCH_HAS_ELF_RANDOMIZE |
e75bef2a | 16 | select ARCH_HAS_FAST_MULTIPLIER |
6974f0c4 | 17 | select ARCH_HAS_FORTIFY_SOURCE |
957e3fac | 18 | select ARCH_HAS_GCOV_PROFILE_ALL |
e1073d1e | 19 | select ARCH_HAS_GIGANTIC_PAGE if (MEMORY_ISOLATION && COMPACTION) || CMA |
5e4c7549 | 20 | select ARCH_HAS_KCOV |
f1e3a12b | 21 | select ARCH_HAS_MEMBARRIER_SYNC_CORE |
3010a5ea | 22 | select ARCH_HAS_PTE_SPECIAL |
d2852a22 | 23 | select ARCH_HAS_SET_MEMORY |
308c09f1 | 24 | select ARCH_HAS_SG_CHAIN |
ad21fc4f LA |
25 | select ARCH_HAS_STRICT_KERNEL_RWX |
26 | select ARCH_HAS_STRICT_MODULE_RWX | |
4378a7d4 | 27 | select ARCH_HAS_SYSCALL_WRAPPER |
1f85008e | 28 | select ARCH_HAS_TICK_BROADCAST if GENERIC_CLOCKEVENTS_BROADCAST |
396a5d4a | 29 | select ARCH_HAVE_NMI_SAFE_CMPXCHG |
087133ac WD |
30 | select ARCH_INLINE_READ_LOCK if !PREEMPT |
31 | select ARCH_INLINE_READ_LOCK_BH if !PREEMPT | |
32 | select ARCH_INLINE_READ_LOCK_IRQ if !PREEMPT | |
33 | select ARCH_INLINE_READ_LOCK_IRQSAVE if !PREEMPT | |
34 | select ARCH_INLINE_READ_UNLOCK if !PREEMPT | |
35 | select ARCH_INLINE_READ_UNLOCK_BH if !PREEMPT | |
36 | select ARCH_INLINE_READ_UNLOCK_IRQ if !PREEMPT | |
37 | select ARCH_INLINE_READ_UNLOCK_IRQRESTORE if !PREEMPT | |
38 | select ARCH_INLINE_WRITE_LOCK if !PREEMPT | |
39 | select ARCH_INLINE_WRITE_LOCK_BH if !PREEMPT | |
40 | select ARCH_INLINE_WRITE_LOCK_IRQ if !PREEMPT | |
41 | select ARCH_INLINE_WRITE_LOCK_IRQSAVE if !PREEMPT | |
42 | select ARCH_INLINE_WRITE_UNLOCK if !PREEMPT | |
43 | select ARCH_INLINE_WRITE_UNLOCK_BH if !PREEMPT | |
44 | select ARCH_INLINE_WRITE_UNLOCK_IRQ if !PREEMPT | |
45 | select ARCH_INLINE_WRITE_UNLOCK_IRQRESTORE if !PREEMPT | |
5d168964 WD |
46 | select ARCH_INLINE_SPIN_TRYLOCK if !PREEMPT |
47 | select ARCH_INLINE_SPIN_TRYLOCK_BH if !PREEMPT | |
48 | select ARCH_INLINE_SPIN_LOCK if !PREEMPT | |
49 | select ARCH_INLINE_SPIN_LOCK_BH if !PREEMPT | |
50 | select ARCH_INLINE_SPIN_LOCK_IRQ if !PREEMPT | |
51 | select ARCH_INLINE_SPIN_LOCK_IRQSAVE if !PREEMPT | |
52 | select ARCH_INLINE_SPIN_UNLOCK if !PREEMPT | |
53 | select ARCH_INLINE_SPIN_UNLOCK_BH if !PREEMPT | |
54 | select ARCH_INLINE_SPIN_UNLOCK_IRQ if !PREEMPT | |
55 | select ARCH_INLINE_SPIN_UNLOCK_IRQRESTORE if !PREEMPT | |
c63c8700 | 56 | select ARCH_USE_CMPXCHG_LOCKREF |
087133ac | 57 | select ARCH_USE_QUEUED_RWLOCKS |
c1109047 | 58 | select ARCH_USE_QUEUED_SPINLOCKS |
c484f256 | 59 | select ARCH_SUPPORTS_MEMORY_FAILURE |
4badad35 | 60 | select ARCH_SUPPORTS_ATOMIC_RMW |
f3a53f7b | 61 | select ARCH_SUPPORTS_INT128 if GCC_VERSION >= 50000 || CC_IS_CLANG |
56166230 | 62 | select ARCH_SUPPORTS_NUMA_BALANCING |
6212a512 | 63 | select ARCH_WANT_COMPAT_IPC_PARSE_VERSION |
b6f35981 | 64 | select ARCH_WANT_FRAME_POINTERS |
f0b7f8a4 | 65 | select ARCH_HAS_UBSAN_SANITIZE_ALL |
25c92a37 | 66 | select ARM_AMBA |
1aee5d7a | 67 | select ARM_ARCH_TIMER |
c4188edc | 68 | select ARM_GIC |
875cbf3e | 69 | select AUDIT_ARCH_COMPAT_GENERIC |
3ee80364 | 70 | select ARM_GIC_V2M if PCI |
021f6537 | 71 | select ARM_GIC_V3 |
3ee80364 | 72 | select ARM_GIC_V3_ITS if PCI |
bff60792 | 73 | select ARM_PSCI_FW |
adace895 | 74 | select BUILDTIME_EXTABLE_SORT |
db2789b5 | 75 | select CLONE_BACKWARDS |
7ca2ef33 | 76 | select COMMON_CLK |
166936ba | 77 | select CPU_PM if (SUSPEND || CPU_IDLE) |
7481cddf | 78 | select CRC32 |
7bc13fd3 | 79 | select DCACHE_WORD_ACCESS |
0d8488ac | 80 | select DMA_DIRECT_OPS |
ef37566c | 81 | select EDAC_SUPPORT |
2f34f173 | 82 | select FRAME_POINTER |
d4932f9e | 83 | select GENERIC_ALLOCATOR |
2ef7a295 | 84 | select GENERIC_ARCH_TOPOLOGY |
8c2c3df3 | 85 | select GENERIC_CLOCKEVENTS |
4b3dc967 | 86 | select GENERIC_CLOCKEVENTS_BROADCAST |
3be1a5c4 | 87 | select GENERIC_CPU_AUTOPROBE |
bf4b558e | 88 | select GENERIC_EARLY_IOREMAP |
2314ee4d | 89 | select GENERIC_IDLE_POLL_SETUP |
78ae2e1c | 90 | select GENERIC_IRQ_MULTI_HANDLER |
8c2c3df3 CM |
91 | select GENERIC_IRQ_PROBE |
92 | select GENERIC_IRQ_SHOW | |
6544e67b | 93 | select GENERIC_IRQ_SHOW_LEVEL |
cb61f676 | 94 | select GENERIC_PCI_IOMAP |
65cd4f6c | 95 | select GENERIC_SCHED_CLOCK |
8c2c3df3 | 96 | select GENERIC_SMP_IDLE_THREAD |
12a0ef7b WD |
97 | select GENERIC_STRNCPY_FROM_USER |
98 | select GENERIC_STRNLEN_USER | |
8c2c3df3 | 99 | select GENERIC_TIME_VSYSCALL |
a1ddc74a | 100 | select HANDLE_DOMAIN_IRQ |
8c2c3df3 | 101 | select HARDIRQS_SW_RESEND |
9f9a35a7 | 102 | select HAVE_ACPI_APEI if (ACPI && EFI) |
5284e1b4 | 103 | select HAVE_ALIGNED_STRUCT_PAGE if SLUB |
875cbf3e | 104 | select HAVE_ARCH_AUDITSYSCALL |
8e7a4cef | 105 | select HAVE_ARCH_BITREVERSE |
324420bf | 106 | select HAVE_ARCH_HUGE_VMAP |
9732cafd | 107 | select HAVE_ARCH_JUMP_LABEL |
e17d8025 | 108 | select HAVE_ARCH_KASAN if !(ARM64_16K_PAGES && ARM64_VA_BITS_48) |
9529247d | 109 | select HAVE_ARCH_KGDB |
8f0d3aa9 DC |
110 | select HAVE_ARCH_MMAP_RND_BITS |
111 | select HAVE_ARCH_MMAP_RND_COMPAT_BITS if COMPAT | |
271ca788 | 112 | select HAVE_ARCH_PREL32_RELOCATIONS |
a1ae65b2 | 113 | select HAVE_ARCH_SECCOMP_FILTER |
0b3e3366 | 114 | select HAVE_ARCH_STACKLEAK |
9e8084d3 | 115 | select HAVE_ARCH_THREAD_STRUCT_WHITELIST |
8c2c3df3 | 116 | select HAVE_ARCH_TRACEHOOK |
8ee70879 | 117 | select HAVE_ARCH_TRANSPARENT_HUGEPAGE |
e3067861 | 118 | select HAVE_ARCH_VMAP_STACK |
8ee70879 | 119 | select HAVE_ARM_SMCCC |
6077776b | 120 | select HAVE_EBPF_JIT |
af64d2aa | 121 | select HAVE_C_RECORDMCOUNT |
5284e1b4 | 122 | select HAVE_CMPXCHG_DOUBLE |
95eff6b2 | 123 | select HAVE_CMPXCHG_LOCAL |
8ee70879 | 124 | select HAVE_CONTEXT_TRACKING |
9b2a60c4 | 125 | select HAVE_DEBUG_BUGVERBOSE |
b69ec42b | 126 | select HAVE_DEBUG_KMEMLEAK |
6ac2104d | 127 | select HAVE_DMA_CONTIGUOUS |
bd7d38db | 128 | select HAVE_DYNAMIC_FTRACE |
50afc33a | 129 | select HAVE_EFFICIENT_UNALIGNED_ACCESS |
af64d2aa | 130 | select HAVE_FTRACE_MCOUNT_RECORD |
819e50e2 AT |
131 | select HAVE_FUNCTION_TRACER |
132 | select HAVE_FUNCTION_GRAPH_TRACER | |
6b90bd4b | 133 | select HAVE_GCC_PLUGINS |
8c2c3df3 | 134 | select HAVE_GENERIC_DMA_COHERENT |
8c2c3df3 | 135 | select HAVE_HW_BREAKPOINT if PERF_EVENTS |
24da208d | 136 | select HAVE_IRQ_TIME_ACCOUNTING |
8c2c3df3 | 137 | select HAVE_MEMBLOCK |
1a2db300 | 138 | select HAVE_MEMBLOCK_NODE_MAP if NUMA |
396a5d4a | 139 | select HAVE_NMI |
55834a77 | 140 | select HAVE_PATA_PLATFORM |
8c2c3df3 | 141 | select HAVE_PERF_EVENTS |
2ee0d7fd JP |
142 | select HAVE_PERF_REGS |
143 | select HAVE_PERF_USER_STACK_DUMP | |
0a8ea52c | 144 | select HAVE_REGS_AND_STACK_ACCESS_API |
5e5f6dc1 | 145 | select HAVE_RCU_TABLE_FREE |
ace8cb75 | 146 | select HAVE_RCU_TABLE_INVALIDATE |
409d5db4 | 147 | select HAVE_RSEQ |
d148eac0 | 148 | select HAVE_STACKPROTECTOR |
055b1212 | 149 | select HAVE_SYSCALL_TRACEPOINTS |
2dd0e8d2 | 150 | select HAVE_KPROBES |
cd1ee3b1 | 151 | select HAVE_KRETPROBES |
876945db | 152 | select IOMMU_DMA if IOMMU_SUPPORT |
8c2c3df3 | 153 | select IRQ_DOMAIN |
e8557d1f | 154 | select IRQ_FORCED_THREADING |
fea2acaa | 155 | select MODULES_USE_ELF_RELA |
667b24d0 | 156 | select MULTI_IRQ_HANDLER |
f616ab59 | 157 | select NEED_DMA_MAP_STATE |
86596f0a | 158 | select NEED_SG_DMA_LENGTH |
8c2c3df3 CM |
159 | select NO_BOOTMEM |
160 | select OF | |
161 | select OF_EARLY_FLATTREE | |
9bf14b7c | 162 | select OF_RESERVED_MEM |
0cb0786b | 163 | select PCI_ECAM if ACPI |
aa1e8ec1 CM |
164 | select POWER_RESET |
165 | select POWER_SUPPLY | |
4adcec11 | 166 | select REFCOUNT_FULL |
8c2c3df3 | 167 | select SPARSE_IRQ |
09230cbc | 168 | select SWIOTLB |
7ac57a89 | 169 | select SYSCTL_EXCEPTION_TRACE |
c02433dd | 170 | select THREAD_INFO_IN_TASK |
8c2c3df3 CM |
171 | help |
172 | ARM 64-bit (AArch64) Linux support. | |
173 | ||
174 | config 64BIT | |
175 | def_bool y | |
176 | ||
8c2c3df3 CM |
177 | config MMU |
178 | def_bool y | |
179 | ||
030c4d24 MR |
180 | config ARM64_PAGE_SHIFT |
181 | int | |
182 | default 16 if ARM64_64K_PAGES | |
183 | default 14 if ARM64_16K_PAGES | |
184 | default 12 | |
185 | ||
186 | config ARM64_CONT_SHIFT | |
187 | int | |
188 | default 5 if ARM64_64K_PAGES | |
189 | default 7 if ARM64_16K_PAGES | |
190 | default 4 | |
191 | ||
8f0d3aa9 DC |
192 | config ARCH_MMAP_RND_BITS_MIN |
193 | default 14 if ARM64_64K_PAGES | |
194 | default 16 if ARM64_16K_PAGES | |
195 | default 18 | |
196 | ||
197 | # max bits determined by the following formula: | |
198 | # VA_BITS - PAGE_SHIFT - 3 | |
199 | config ARCH_MMAP_RND_BITS_MAX | |
200 | default 19 if ARM64_VA_BITS=36 | |
201 | default 24 if ARM64_VA_BITS=39 | |
202 | default 27 if ARM64_VA_BITS=42 | |
203 | default 30 if ARM64_VA_BITS=47 | |
204 | default 29 if ARM64_VA_BITS=48 && ARM64_64K_PAGES | |
205 | default 31 if ARM64_VA_BITS=48 && ARM64_16K_PAGES | |
206 | default 33 if ARM64_VA_BITS=48 | |
207 | default 14 if ARM64_64K_PAGES | |
208 | default 16 if ARM64_16K_PAGES | |
209 | default 18 | |
210 | ||
211 | config ARCH_MMAP_RND_COMPAT_BITS_MIN | |
212 | default 7 if ARM64_64K_PAGES | |
213 | default 9 if ARM64_16K_PAGES | |
214 | default 11 | |
215 | ||
216 | config ARCH_MMAP_RND_COMPAT_BITS_MAX | |
217 | default 16 | |
218 | ||
ce816fa8 | 219 | config NO_IOPORT_MAP |
d1e6dc91 | 220 | def_bool y if !PCI |
8c2c3df3 CM |
221 | |
222 | config STACKTRACE_SUPPORT | |
223 | def_bool y | |
224 | ||
bf0c4e04 JVS |
225 | config ILLEGAL_POINTER_VALUE |
226 | hex | |
227 | default 0xdead000000000000 | |
228 | ||
8c2c3df3 CM |
229 | config LOCKDEP_SUPPORT |
230 | def_bool y | |
231 | ||
232 | config TRACE_IRQFLAGS_SUPPORT | |
233 | def_bool y | |
234 | ||
c209f799 | 235 | config RWSEM_XCHGADD_ALGORITHM |
8c2c3df3 CM |
236 | def_bool y |
237 | ||
9fb7410f DM |
238 | config GENERIC_BUG |
239 | def_bool y | |
240 | depends on BUG | |
241 | ||
242 | config GENERIC_BUG_RELATIVE_POINTERS | |
243 | def_bool y | |
244 | depends on GENERIC_BUG | |
245 | ||
8c2c3df3 CM |
246 | config GENERIC_HWEIGHT |
247 | def_bool y | |
248 | ||
249 | config GENERIC_CSUM | |
250 | def_bool y | |
251 | ||
252 | config GENERIC_CALIBRATE_DELAY | |
253 | def_bool y | |
254 | ||
ad67f5a6 | 255 | config ZONE_DMA32 |
8c2c3df3 CM |
256 | def_bool y |
257 | ||
e585513b | 258 | config HAVE_GENERIC_GUP |
29e56940 SC |
259 | def_bool y |
260 | ||
4b3dc967 WD |
261 | config SMP |
262 | def_bool y | |
263 | ||
4cfb3613 AB |
264 | config KERNEL_MODE_NEON |
265 | def_bool y | |
266 | ||
92cc15fc RH |
267 | config FIX_EARLYCON_MEM |
268 | def_bool y | |
269 | ||
9f25e6ad KS |
270 | config PGTABLE_LEVELS |
271 | int | |
21539939 | 272 | default 2 if ARM64_16K_PAGES && ARM64_VA_BITS_36 |
9f25e6ad KS |
273 | default 2 if ARM64_64K_PAGES && ARM64_VA_BITS_42 |
274 | default 3 if ARM64_64K_PAGES && ARM64_VA_BITS_48 | |
275 | default 3 if ARM64_4K_PAGES && ARM64_VA_BITS_39 | |
44eaacf1 SP |
276 | default 3 if ARM64_16K_PAGES && ARM64_VA_BITS_47 |
277 | default 4 if !ARM64_64K_PAGES && ARM64_VA_BITS_48 | |
9f25e6ad | 278 | |
9842ceae PA |
279 | config ARCH_SUPPORTS_UPROBES |
280 | def_bool y | |
281 | ||
8f360948 AB |
282 | config ARCH_PROC_KCORE_TEXT |
283 | def_bool y | |
284 | ||
6a377491 | 285 | source "arch/arm64/Kconfig.platforms" |
8c2c3df3 CM |
286 | |
287 | menu "Bus support" | |
288 | ||
d1e6dc91 LD |
289 | config PCI |
290 | bool "PCI support" | |
291 | help | |
292 | This feature enables support for PCI bus system. If you say Y | |
293 | here, the kernel will include drivers and infrastructure code | |
294 | to support PCI bus devices. | |
295 | ||
296 | config PCI_DOMAINS | |
297 | def_bool PCI | |
298 | ||
299 | config PCI_DOMAINS_GENERIC | |
300 | def_bool PCI | |
301 | ||
302 | config PCI_SYSCALL | |
303 | def_bool PCI | |
304 | ||
305 | source "drivers/pci/Kconfig" | |
d1e6dc91 | 306 | |
8c2c3df3 CM |
307 | endmenu |
308 | ||
309 | menu "Kernel Features" | |
310 | ||
c0a01b84 AP |
311 | menu "ARM errata workarounds via the alternatives framework" |
312 | ||
313 | config ARM64_ERRATUM_826319 | |
314 | bool "Cortex-A53: 826319: System might deadlock if a write cannot complete until read data is accepted" | |
315 | default y | |
316 | help | |
317 | This option adds an alternative code sequence to work around ARM | |
318 | erratum 826319 on Cortex-A53 parts up to r0p2 with an AMBA 4 ACE or | |
319 | AXI master interface and an L2 cache. | |
320 | ||
321 | If a Cortex-A53 uses an AMBA AXI4 ACE interface to other processors | |
322 | and is unable to accept a certain write via this interface, it will | |
323 | not progress on read data presented on the read data channel and the | |
324 | system can deadlock. | |
325 | ||
326 | The workaround promotes data cache clean instructions to | |
327 | data cache clean-and-invalidate. | |
328 | Please note that this does not necessarily enable the workaround, | |
329 | as it depends on the alternative framework, which will only patch | |
330 | the kernel if an affected CPU is detected. | |
331 | ||
332 | If unsure, say Y. | |
333 | ||
334 | config ARM64_ERRATUM_827319 | |
335 | bool "Cortex-A53: 827319: Data cache clean instructions might cause overlapping transactions to the interconnect" | |
336 | default y | |
337 | help | |
338 | This option adds an alternative code sequence to work around ARM | |
339 | erratum 827319 on Cortex-A53 parts up to r0p2 with an AMBA 5 CHI | |
340 | master interface and an L2 cache. | |
341 | ||
342 | Under certain conditions this erratum can cause a clean line eviction | |
343 | to occur at the same time as another transaction to the same address | |
344 | on the AMBA 5 CHI interface, which can cause data corruption if the | |
345 | interconnect reorders the two transactions. | |
346 | ||
347 | The workaround promotes data cache clean instructions to | |
348 | data cache clean-and-invalidate. | |
349 | Please note that this does not necessarily enable the workaround, | |
350 | as it depends on the alternative framework, which will only patch | |
351 | the kernel if an affected CPU is detected. | |
352 | ||
353 | If unsure, say Y. | |
354 | ||
355 | config ARM64_ERRATUM_824069 | |
356 | bool "Cortex-A53: 824069: Cache line might not be marked as clean after a CleanShared snoop" | |
357 | default y | |
358 | help | |
359 | This option adds an alternative code sequence to work around ARM | |
360 | erratum 824069 on Cortex-A53 parts up to r0p2 when it is connected | |
361 | to a coherent interconnect. | |
362 | ||
363 | If a Cortex-A53 processor is executing a store or prefetch for | |
364 | write instruction at the same time as a processor in another | |
365 | cluster is executing a cache maintenance operation to the same | |
366 | address, then this erratum might cause a clean cache line to be | |
367 | incorrectly marked as dirty. | |
368 | ||
369 | The workaround promotes data cache clean instructions to | |
370 | data cache clean-and-invalidate. | |
371 | Please note that this option does not necessarily enable the | |
372 | workaround, as it depends on the alternative framework, which will | |
373 | only patch the kernel if an affected CPU is detected. | |
374 | ||
375 | If unsure, say Y. | |
376 | ||
377 | config ARM64_ERRATUM_819472 | |
378 | bool "Cortex-A53: 819472: Store exclusive instructions might cause data corruption" | |
379 | default y | |
380 | help | |
381 | This option adds an alternative code sequence to work around ARM | |
382 | erratum 819472 on Cortex-A53 parts up to r0p1 with an L2 cache | |
383 | present when it is connected to a coherent interconnect. | |
384 | ||
385 | If the processor is executing a load and store exclusive sequence at | |
386 | the same time as a processor in another cluster is executing a cache | |
387 | maintenance operation to the same address, then this erratum might | |
388 | cause data corruption. | |
389 | ||
390 | The workaround promotes data cache clean instructions to | |
391 | data cache clean-and-invalidate. | |
392 | Please note that this does not necessarily enable the workaround, | |
393 | as it depends on the alternative framework, which will only patch | |
394 | the kernel if an affected CPU is detected. | |
395 | ||
396 | If unsure, say Y. | |
397 | ||
398 | config ARM64_ERRATUM_832075 | |
399 | bool "Cortex-A57: 832075: possible deadlock on mixing exclusive memory accesses with device loads" | |
400 | default y | |
401 | help | |
402 | This option adds an alternative code sequence to work around ARM | |
403 | erratum 832075 on Cortex-A57 parts up to r1p2. | |
404 | ||
405 | Affected Cortex-A57 parts might deadlock when exclusive load/store | |
406 | instructions to Write-Back memory are mixed with Device loads. | |
407 | ||
408 | The workaround is to promote device loads to use Load-Acquire | |
409 | semantics. | |
410 | Please note that this does not necessarily enable the workaround, | |
498cd5c3 MZ |
411 | as it depends on the alternative framework, which will only patch |
412 | the kernel if an affected CPU is detected. | |
413 | ||
414 | If unsure, say Y. | |
415 | ||
416 | config ARM64_ERRATUM_834220 | |
417 | bool "Cortex-A57: 834220: Stage 2 translation fault might be incorrectly reported in presence of a Stage 1 fault" | |
418 | depends on KVM | |
419 | default y | |
420 | help | |
421 | This option adds an alternative code sequence to work around ARM | |
422 | erratum 834220 on Cortex-A57 parts up to r1p2. | |
423 | ||
424 | Affected Cortex-A57 parts might report a Stage 2 translation | |
425 | fault as the result of a Stage 1 fault for load crossing a | |
426 | page boundary when there is a permission or device memory | |
427 | alignment fault at Stage 1 and a translation fault at Stage 2. | |
428 | ||
429 | The workaround is to verify that the Stage 1 translation | |
430 | doesn't generate a fault before handling the Stage 2 fault. | |
431 | Please note that this does not necessarily enable the workaround, | |
c0a01b84 AP |
432 | as it depends on the alternative framework, which will only patch |
433 | the kernel if an affected CPU is detected. | |
434 | ||
435 | If unsure, say Y. | |
436 | ||
905e8c5d WD |
437 | config ARM64_ERRATUM_845719 |
438 | bool "Cortex-A53: 845719: a load might read incorrect data" | |
439 | depends on COMPAT | |
440 | default y | |
441 | help | |
442 | This option adds an alternative code sequence to work around ARM | |
443 | erratum 845719 on Cortex-A53 parts up to r0p4. | |
444 | ||
445 | When running a compat (AArch32) userspace on an affected Cortex-A53 | |
446 | part, a load at EL0 from a virtual address that matches the bottom 32 | |
447 | bits of the virtual address used by a recent load at (AArch64) EL1 | |
448 | might return incorrect data. | |
449 | ||
450 | The workaround is to write the contextidr_el1 register on exception | |
451 | return to a 32-bit task. | |
452 | Please note that this does not necessarily enable the workaround, | |
453 | as it depends on the alternative framework, which will only patch | |
454 | the kernel if an affected CPU is detected. | |
455 | ||
456 | If unsure, say Y. | |
457 | ||
df057cc7 WD |
458 | config ARM64_ERRATUM_843419 |
459 | bool "Cortex-A53: 843419: A load or store might access an incorrect address" | |
df057cc7 | 460 | default y |
a257e025 | 461 | select ARM64_MODULE_PLTS if MODULES |
df057cc7 | 462 | help |
6ffe9923 | 463 | This option links the kernel with '--fix-cortex-a53-843419' and |
a257e025 AB |
464 | enables PLT support to replace certain ADRP instructions, which can |
465 | cause subsequent memory accesses to use an incorrect address on | |
466 | Cortex-A53 parts up to r0p4. | |
df057cc7 WD |
467 | |
468 | If unsure, say Y. | |
469 | ||
ece1397c SP |
470 | config ARM64_ERRATUM_1024718 |
471 | bool "Cortex-A55: 1024718: Update of DBM/AP bits without break before make might result in incorrect update" | |
472 | default y | |
473 | help | |
474 | This option adds work around for Arm Cortex-A55 Erratum 1024718. | |
475 | ||
476 | Affected Cortex-A55 cores (r0p0, r0p1, r1p0) could cause incorrect | |
477 | update of the hardware dirty bit when the DBM/AP bits are updated | |
478 | without a break-before-make. The work around is to disable the usage | |
479 | of hardware DBM locally on the affected cores. CPUs not affected by | |
480 | erratum will continue to use the feature. | |
df057cc7 WD |
481 | |
482 | If unsure, say Y. | |
483 | ||
94100970 RR |
484 | config CAVIUM_ERRATUM_22375 |
485 | bool "Cavium erratum 22375, 24313" | |
486 | default y | |
487 | help | |
488 | Enable workaround for erratum 22375, 24313. | |
489 | ||
490 | This implements two gicv3-its errata workarounds for ThunderX. Both | |
491 | with small impact affecting only ITS table allocation. | |
492 | ||
493 | erratum 22375: only alloc 8MB table size | |
494 | erratum 24313: ignore memory access type | |
495 | ||
496 | The fixes are in ITS initialization and basically ignore memory access | |
497 | type and table size provided by the TYPER and BASER registers. | |
498 | ||
499 | If unsure, say Y. | |
500 | ||
fbf8f40e GK |
501 | config CAVIUM_ERRATUM_23144 |
502 | bool "Cavium erratum 23144: ITS SYNC hang on dual socket system" | |
503 | depends on NUMA | |
504 | default y | |
505 | help | |
506 | ITS SYNC command hang for cross node io and collections/cpu mapping. | |
507 | ||
508 | If unsure, say Y. | |
509 | ||
6d4e11c5 RR |
510 | config CAVIUM_ERRATUM_23154 |
511 | bool "Cavium erratum 23154: Access to ICC_IAR1_EL1 is not sync'ed" | |
512 | default y | |
513 | help | |
514 | The gicv3 of ThunderX requires a modified version for | |
515 | reading the IAR status to ensure data synchronization | |
516 | (access to icc_iar1_el1 is not sync'ed before and after). | |
517 | ||
518 | If unsure, say Y. | |
519 | ||
104a0c02 AP |
520 | config CAVIUM_ERRATUM_27456 |
521 | bool "Cavium erratum 27456: Broadcast TLBI instructions may cause icache corruption" | |
522 | default y | |
523 | help | |
524 | On ThunderX T88 pass 1.x through 2.1 parts, broadcast TLBI | |
525 | instructions may cause the icache to become corrupted if it | |
526 | contains data for a non-current ASID. The fix is to | |
527 | invalidate the icache when changing the mm context. | |
528 | ||
529 | If unsure, say Y. | |
530 | ||
690a3415 DD |
531 | config CAVIUM_ERRATUM_30115 |
532 | bool "Cavium erratum 30115: Guest may disable interrupts in host" | |
533 | default y | |
534 | help | |
535 | On ThunderX T88 pass 1.x through 2.2, T81 pass 1.0 through | |
536 | 1.2, and T83 Pass 1.0, KVM guest execution may disable | |
537 | interrupts in host. Trapping both GICv3 group-0 and group-1 | |
538 | accesses sidesteps the issue. | |
539 | ||
540 | If unsure, say Y. | |
541 | ||
38fd94b0 CC |
542 | config QCOM_FALKOR_ERRATUM_1003 |
543 | bool "Falkor E1003: Incorrect translation due to ASID change" | |
544 | default y | |
38fd94b0 CC |
545 | help |
546 | On Falkor v1, an incorrect ASID may be cached in the TLB when ASID | |
d1777e68 WD |
547 | and BADDR are changed together in TTBRx_EL1. Since we keep the ASID |
548 | in TTBR1_EL1, this situation only occurs in the entry trampoline and | |
549 | then only for entries in the walk cache, since the leaf translation | |
550 | is unchanged. Work around the erratum by invalidating the walk cache | |
551 | entries for the trampoline before entering the kernel proper. | |
38fd94b0 | 552 | |
d9ff80f8 CC |
553 | config QCOM_FALKOR_ERRATUM_1009 |
554 | bool "Falkor E1009: Prematurely complete a DSB after a TLBI" | |
555 | default y | |
556 | help | |
557 | On Falkor v1, the CPU may prematurely complete a DSB following a | |
558 | TLBI xxIS invalidate maintenance operation. Repeat the TLBI operation | |
559 | one more time to fix the issue. | |
560 | ||
561 | If unsure, say Y. | |
562 | ||
90922a2d SD |
563 | config QCOM_QDF2400_ERRATUM_0065 |
564 | bool "QDF2400 E0065: Incorrect GITS_TYPER.ITT_Entry_size" | |
565 | default y | |
566 | help | |
567 | On Qualcomm Datacenter Technologies QDF2400 SoC, ITS hardware reports | |
568 | ITE size incorrectly. The GITS_TYPER.ITT_Entry_size field should have | |
569 | been indicated as 16Bytes (0xf), not 8Bytes (0x7). | |
570 | ||
571 | If unsure, say Y. | |
572 | ||
558b0165 AB |
573 | config SOCIONEXT_SYNQUACER_PREITS |
574 | bool "Socionext Synquacer: Workaround for GICv3 pre-ITS" | |
575 | default y | |
576 | help | |
577 | Socionext Synquacer SoCs implement a separate h/w block to generate | |
578 | MSI doorbell writes with non-zero values for the device ID. | |
579 | ||
5c9a882e MZ |
580 | If unsure, say Y. |
581 | ||
582 | config HISILICON_ERRATUM_161600802 | |
583 | bool "Hip07 161600802: Erroneous redistributor VLPI base" | |
584 | default y | |
585 | help | |
586 | The HiSilicon Hip07 SoC usees the wrong redistributor base | |
587 | when issued ITS commands such as VMOVP and VMAPP, and requires | |
588 | a 128kB offset to be applied to the target address in this commands. | |
589 | ||
558b0165 | 590 | If unsure, say Y. |
932b50c7 SD |
591 | |
592 | config QCOM_FALKOR_ERRATUM_E1041 | |
593 | bool "Falkor E1041: Speculative instruction fetches might cause errant memory access" | |
594 | default y | |
595 | help | |
596 | Falkor CPU may speculatively fetch instructions from an improper | |
597 | memory location when MMU translation is changed from SCTLR_ELn[M]=1 | |
598 | to SCTLR_ELn[M]=0. Prefix an ISB instruction to fix the problem. | |
599 | ||
600 | If unsure, say Y. | |
601 | ||
c0a01b84 AP |
602 | endmenu |
603 | ||
604 | ||
e41ceed0 JL |
605 | choice |
606 | prompt "Page size" | |
607 | default ARM64_4K_PAGES | |
608 | help | |
609 | Page size (translation granule) configuration. | |
610 | ||
611 | config ARM64_4K_PAGES | |
612 | bool "4KB" | |
613 | help | |
614 | This feature enables 4KB pages support. | |
615 | ||
44eaacf1 SP |
616 | config ARM64_16K_PAGES |
617 | bool "16KB" | |
618 | help | |
619 | The system will use 16KB pages support. AArch32 emulation | |
620 | requires applications compiled with 16K (or a multiple of 16K) | |
621 | aligned segments. | |
622 | ||
8c2c3df3 | 623 | config ARM64_64K_PAGES |
e41ceed0 | 624 | bool "64KB" |
8c2c3df3 CM |
625 | help |
626 | This feature enables 64KB pages support (4KB by default) | |
627 | allowing only two levels of page tables and faster TLB | |
db488be3 SP |
628 | look-up. AArch32 emulation requires applications compiled |
629 | with 64K aligned segments. | |
8c2c3df3 | 630 | |
e41ceed0 JL |
631 | endchoice |
632 | ||
633 | choice | |
634 | prompt "Virtual address space size" | |
635 | default ARM64_VA_BITS_39 if ARM64_4K_PAGES | |
44eaacf1 | 636 | default ARM64_VA_BITS_47 if ARM64_16K_PAGES |
e41ceed0 JL |
637 | default ARM64_VA_BITS_42 if ARM64_64K_PAGES |
638 | help | |
639 | Allows choosing one of multiple possible virtual address | |
640 | space sizes. The level of translation table is determined by | |
641 | a combination of page size and virtual address space size. | |
642 | ||
21539939 | 643 | config ARM64_VA_BITS_36 |
56a3f30e | 644 | bool "36-bit" if EXPERT |
21539939 SP |
645 | depends on ARM64_16K_PAGES |
646 | ||
e41ceed0 JL |
647 | config ARM64_VA_BITS_39 |
648 | bool "39-bit" | |
649 | depends on ARM64_4K_PAGES | |
650 | ||
651 | config ARM64_VA_BITS_42 | |
652 | bool "42-bit" | |
653 | depends on ARM64_64K_PAGES | |
654 | ||
44eaacf1 SP |
655 | config ARM64_VA_BITS_47 |
656 | bool "47-bit" | |
657 | depends on ARM64_16K_PAGES | |
658 | ||
c79b954b JL |
659 | config ARM64_VA_BITS_48 |
660 | bool "48-bit" | |
c79b954b | 661 | |
e41ceed0 JL |
662 | endchoice |
663 | ||
664 | config ARM64_VA_BITS | |
665 | int | |
21539939 | 666 | default 36 if ARM64_VA_BITS_36 |
e41ceed0 JL |
667 | default 39 if ARM64_VA_BITS_39 |
668 | default 42 if ARM64_VA_BITS_42 | |
44eaacf1 | 669 | default 47 if ARM64_VA_BITS_47 |
c79b954b | 670 | default 48 if ARM64_VA_BITS_48 |
e41ceed0 | 671 | |
982aa7c5 KM |
672 | choice |
673 | prompt "Physical address space size" | |
674 | default ARM64_PA_BITS_48 | |
675 | help | |
676 | Choose the maximum physical address range that the kernel will | |
677 | support. | |
678 | ||
679 | config ARM64_PA_BITS_48 | |
680 | bool "48-bit" | |
681 | ||
f77d2817 KM |
682 | config ARM64_PA_BITS_52 |
683 | bool "52-bit (ARMv8.2)" | |
684 | depends on ARM64_64K_PAGES | |
685 | depends on ARM64_PAN || !ARM64_SW_TTBR0_PAN | |
686 | help | |
687 | Enable support for a 52-bit physical address space, introduced as | |
688 | part of the ARMv8.2-LPA extension. | |
689 | ||
690 | With this enabled, the kernel will also continue to work on CPUs that | |
691 | do not support ARMv8.2-LPA, but with some added memory overhead (and | |
692 | minor performance overhead). | |
693 | ||
982aa7c5 KM |
694 | endchoice |
695 | ||
696 | config ARM64_PA_BITS | |
697 | int | |
698 | default 48 if ARM64_PA_BITS_48 | |
f77d2817 | 699 | default 52 if ARM64_PA_BITS_52 |
982aa7c5 | 700 | |
a872013d WD |
701 | config CPU_BIG_ENDIAN |
702 | bool "Build big-endian kernel" | |
703 | help | |
704 | Say Y if you plan on running a kernel in big-endian mode. | |
705 | ||
f6e763b9 MB |
706 | config SCHED_MC |
707 | bool "Multi-core scheduler support" | |
f6e763b9 MB |
708 | help |
709 | Multi-core scheduler support improves the CPU scheduler's decision | |
710 | making when dealing with multi-core CPU chips at a cost of slightly | |
711 | increased overhead in some places. If unsure say N here. | |
712 | ||
713 | config SCHED_SMT | |
714 | bool "SMT scheduler support" | |
f6e763b9 MB |
715 | help |
716 | Improves the CPU scheduler's decision making when dealing with | |
717 | MultiThreading at a cost of slightly increased overhead in some | |
718 | places. If unsure say N here. | |
719 | ||
8c2c3df3 | 720 | config NR_CPUS |
62aa9655 GK |
721 | int "Maximum number of CPUs (2-4096)" |
722 | range 2 4096 | |
15942853 | 723 | # These have to remain sorted largest to smallest |
e3672649 | 724 | default "64" |
8c2c3df3 | 725 | |
9327e2c6 MR |
726 | config HOTPLUG_CPU |
727 | bool "Support for hot-pluggable CPUs" | |
217d453d | 728 | select GENERIC_IRQ_MIGRATION |
9327e2c6 MR |
729 | help |
730 | Say Y here to experiment with turning CPUs off and on. CPUs | |
731 | can be controlled through /sys/devices/system/cpu. | |
732 | ||
1a2db300 GK |
733 | # Common NUMA Features |
734 | config NUMA | |
735 | bool "Numa Memory Allocation and Scheduler Support" | |
0c2a6cce KW |
736 | select ACPI_NUMA if ACPI |
737 | select OF_NUMA | |
1a2db300 GK |
738 | help |
739 | Enable NUMA (Non Uniform Memory Access) support. | |
740 | ||
741 | The kernel will try to allocate memory used by a CPU on the | |
742 | local memory of the CPU and add some more | |
743 | NUMA awareness to the kernel. | |
744 | ||
745 | config NODES_SHIFT | |
746 | int "Maximum NUMA Nodes (as a power of 2)" | |
747 | range 1 10 | |
748 | default "2" | |
749 | depends on NEED_MULTIPLE_NODES | |
750 | help | |
751 | Specify the maximum number of NUMA Nodes available on the target | |
752 | system. Increases memory reserved to accommodate various tables. | |
753 | ||
754 | config USE_PERCPU_NUMA_NODE_ID | |
755 | def_bool y | |
756 | depends on NUMA | |
757 | ||
7af3a0a9 ZL |
758 | config HAVE_SETUP_PER_CPU_AREA |
759 | def_bool y | |
760 | depends on NUMA | |
761 | ||
762 | config NEED_PER_CPU_EMBED_FIRST_CHUNK | |
763 | def_bool y | |
764 | depends on NUMA | |
765 | ||
6d526ee2 AB |
766 | config HOLES_IN_ZONE |
767 | def_bool y | |
6d526ee2 | 768 | |
f90df5e2 | 769 | source kernel/Kconfig.hz |
8c2c3df3 | 770 | |
83863f25 LA |
771 | config ARCH_SUPPORTS_DEBUG_PAGEALLOC |
772 | def_bool y | |
773 | ||
8c2c3df3 CM |
774 | config ARCH_HAS_HOLES_MEMORYMODEL |
775 | def_bool y if SPARSEMEM | |
776 | ||
777 | config ARCH_SPARSEMEM_ENABLE | |
778 | def_bool y | |
779 | select SPARSEMEM_VMEMMAP_ENABLE | |
780 | ||
781 | config ARCH_SPARSEMEM_DEFAULT | |
782 | def_bool ARCH_SPARSEMEM_ENABLE | |
783 | ||
784 | config ARCH_SELECT_MEMORY_MODEL | |
785 | def_bool ARCH_SPARSEMEM_ENABLE | |
786 | ||
e7d4bac4 | 787 | config ARCH_FLATMEM_ENABLE |
54501ac1 | 788 | def_bool !NUMA |
e7d4bac4 | 789 | |
8c2c3df3 CM |
790 | config HAVE_ARCH_PFN_VALID |
791 | def_bool ARCH_HAS_HOLES_MEMORYMODEL || !SPARSEMEM | |
792 | ||
793 | config HW_PERF_EVENTS | |
6475b2d8 MR |
794 | def_bool y |
795 | depends on ARM_PMU | |
8c2c3df3 | 796 | |
084bd298 SC |
797 | config SYS_SUPPORTS_HUGETLBFS |
798 | def_bool y | |
799 | ||
084bd298 | 800 | config ARCH_WANT_HUGE_PMD_SHARE |
21539939 | 801 | def_bool y if ARM64_4K_PAGES || (ARM64_16K_PAGES && !ARM64_VA_BITS_36) |
084bd298 | 802 | |
a41dc0e8 CM |
803 | config ARCH_HAS_CACHE_LINE_SIZE |
804 | def_bool y | |
805 | ||
a1ae65b2 AT |
806 | config SECCOMP |
807 | bool "Enable seccomp to safely compute untrusted bytecode" | |
808 | ---help--- | |
809 | This kernel feature is useful for number crunching applications | |
810 | that may need to compute untrusted bytecode during their | |
811 | execution. By using pipes or other transports made available to | |
812 | the process as file descriptors supporting the read/write | |
813 | syscalls, it's possible to isolate those applications in | |
814 | their own address space using seccomp. Once seccomp is | |
815 | enabled via prctl(PR_SET_SECCOMP), it cannot be disabled | |
816 | and the task is only allowed to execute a few safe syscalls | |
817 | defined by each seccomp mode. | |
818 | ||
dfd57bc3 SS |
819 | config PARAVIRT |
820 | bool "Enable paravirtualization code" | |
821 | help | |
822 | This changes the kernel so it can modify itself when it is run | |
823 | under a hypervisor, potentially improving performance significantly | |
824 | over full virtualization. | |
825 | ||
826 | config PARAVIRT_TIME_ACCOUNTING | |
827 | bool "Paravirtual steal time accounting" | |
828 | select PARAVIRT | |
829 | default n | |
830 | help | |
831 | Select this option to enable fine granularity task steal time | |
832 | accounting. Time spent executing other tasks in parallel with | |
833 | the current vCPU is discounted from the vCPU power. To account for | |
834 | that, there can be a small performance impact. | |
835 | ||
836 | If in doubt, say N here. | |
837 | ||
d28f6df1 GL |
838 | config KEXEC |
839 | depends on PM_SLEEP_SMP | |
840 | select KEXEC_CORE | |
841 | bool "kexec system call" | |
842 | ---help--- | |
843 | kexec is a system call that implements the ability to shutdown your | |
844 | current kernel, and to start another kernel. It is like a reboot | |
845 | but it is independent of the system firmware. And like a reboot | |
846 | you can start any kernel with it, not just Linux. | |
847 | ||
e62aaeac AT |
848 | config CRASH_DUMP |
849 | bool "Build kdump crash kernel" | |
850 | help | |
851 | Generate crash dump after being started by kexec. This should | |
852 | be normally only set in special crash dump kernels which are | |
853 | loaded in the main kernel with kexec-tools into a specially | |
854 | reserved region and then later executed after a crash by | |
855 | kdump/kexec. | |
856 | ||
857 | For more details see Documentation/kdump/kdump.txt | |
858 | ||
aa42aa13 SS |
859 | config XEN_DOM0 |
860 | def_bool y | |
861 | depends on XEN | |
862 | ||
863 | config XEN | |
c2ba1f7d | 864 | bool "Xen guest support on ARM64" |
aa42aa13 | 865 | depends on ARM64 && OF |
83862ccf | 866 | select SWIOTLB_XEN |
dfd57bc3 | 867 | select PARAVIRT |
aa42aa13 SS |
868 | help |
869 | Say Y if you want to run Linux in a Virtual Machine on Xen on ARM64. | |
870 | ||
d03bb145 SC |
871 | config FORCE_MAX_ZONEORDER |
872 | int | |
873 | default "14" if (ARM64_64K_PAGES && TRANSPARENT_HUGEPAGE) | |
44eaacf1 | 874 | default "12" if (ARM64_16K_PAGES && TRANSPARENT_HUGEPAGE) |
d03bb145 | 875 | default "11" |
44eaacf1 SP |
876 | help |
877 | The kernel memory allocator divides physically contiguous memory | |
878 | blocks into "zones", where each zone is a power of two number of | |
879 | pages. This option selects the largest power of two that the kernel | |
880 | keeps in the memory allocator. If you need to allocate very large | |
881 | blocks of physically contiguous memory, then you may need to | |
882 | increase this value. | |
883 | ||
884 | This config option is actually maximum order plus one. For example, | |
885 | a value of 11 means that the largest free memory block is 2^10 pages. | |
886 | ||
887 | We make sure that we can allocate upto a HugePage size for each configuration. | |
888 | Hence we have : | |
889 | MAX_ORDER = (PMD_SHIFT - PAGE_SHIFT) + 1 => PAGE_SHIFT - 2 | |
890 | ||
891 | However for 4K, we choose a higher default value, 11 as opposed to 10, giving us | |
892 | 4M allocations matching the default size used by generic code. | |
d03bb145 | 893 | |
084eb77c | 894 | config UNMAP_KERNEL_AT_EL0 |
0617052d | 895 | bool "Unmap kernel when running in userspace (aka \"KAISER\")" if EXPERT |
084eb77c WD |
896 | default y |
897 | help | |
0617052d WD |
898 | Speculation attacks against some high-performance processors can |
899 | be used to bypass MMU permission checks and leak kernel data to | |
900 | userspace. This can be defended against by unmapping the kernel | |
901 | when running in userspace, mapping it back in on exception entry | |
902 | via a trampoline page in the vector table. | |
084eb77c WD |
903 | |
904 | If unsure, say Y. | |
905 | ||
0f15adbb WD |
906 | config HARDEN_BRANCH_PREDICTOR |
907 | bool "Harden the branch predictor against aliasing attacks" if EXPERT | |
908 | default y | |
909 | help | |
910 | Speculation attacks against some high-performance processors rely on | |
911 | being able to manipulate the branch predictor for a victim context by | |
912 | executing aliasing branches in the attacker context. Such attacks | |
913 | can be partially mitigated against by clearing internal branch | |
914 | predictor state and limiting the prediction logic in some situations. | |
915 | ||
916 | This config option will take CPU-specific actions to harden the | |
917 | branch predictor against aliasing attacks and may rely on specific | |
918 | instruction sequences or control bits being set by the system | |
919 | firmware. | |
920 | ||
921 | If unsure, say Y. | |
922 | ||
dee39247 MZ |
923 | config HARDEN_EL2_VECTORS |
924 | bool "Harden EL2 vector mapping against system register leak" if EXPERT | |
925 | default y | |
926 | help | |
927 | Speculation attacks against some high-performance processors can | |
928 | be used to leak privileged information such as the vector base | |
929 | register, resulting in a potential defeat of the EL2 layout | |
930 | randomization. | |
931 | ||
932 | This config option will map the vectors to a fixed location, | |
933 | independent of the EL2 code mapping, so that revealing VBAR_EL2 | |
934 | to an attacker does not give away any extra information. This | |
935 | only gets enabled on affected CPUs. | |
936 | ||
937 | If unsure, say Y. | |
938 | ||
a725e3dd MZ |
939 | config ARM64_SSBD |
940 | bool "Speculative Store Bypass Disable" if EXPERT | |
941 | default y | |
942 | help | |
943 | This enables mitigation of the bypassing of previous stores | |
944 | by speculative loads. | |
945 | ||
946 | If unsure, say Y. | |
947 | ||
1b907f46 WD |
948 | menuconfig ARMV8_DEPRECATED |
949 | bool "Emulate deprecated/obsolete ARMv8 instructions" | |
950 | depends on COMPAT | |
6cfa7cc4 | 951 | depends on SYSCTL |
1b907f46 WD |
952 | help |
953 | Legacy software support may require certain instructions | |
954 | that have been deprecated or obsoleted in the architecture. | |
955 | ||
956 | Enable this config to enable selective emulation of these | |
957 | features. | |
958 | ||
959 | If unsure, say Y | |
960 | ||
961 | if ARMV8_DEPRECATED | |
962 | ||
963 | config SWP_EMULATION | |
964 | bool "Emulate SWP/SWPB instructions" | |
965 | help | |
966 | ARMv8 obsoletes the use of A32 SWP/SWPB instructions such that | |
967 | they are always undefined. Say Y here to enable software | |
968 | emulation of these instructions for userspace using LDXR/STXR. | |
969 | ||
970 | In some older versions of glibc [<=2.8] SWP is used during futex | |
971 | trylock() operations with the assumption that the code will not | |
972 | be preempted. This invalid assumption may be more likely to fail | |
973 | with SWP emulation enabled, leading to deadlock of the user | |
974 | application. | |
975 | ||
976 | NOTE: when accessing uncached shared regions, LDXR/STXR rely | |
977 | on an external transaction monitoring block called a global | |
978 | monitor to maintain update atomicity. If your system does not | |
979 | implement a global monitor, this option can cause programs that | |
980 | perform SWP operations to uncached memory to deadlock. | |
981 | ||
982 | If unsure, say Y | |
983 | ||
984 | config CP15_BARRIER_EMULATION | |
985 | bool "Emulate CP15 Barrier instructions" | |
986 | help | |
987 | The CP15 barrier instructions - CP15ISB, CP15DSB, and | |
988 | CP15DMB - are deprecated in ARMv8 (and ARMv7). It is | |
989 | strongly recommended to use the ISB, DSB, and DMB | |
990 | instructions instead. | |
991 | ||
992 | Say Y here to enable software emulation of these | |
993 | instructions for AArch32 userspace code. When this option is | |
994 | enabled, CP15 barrier usage is traced which can help | |
995 | identify software that needs updating. | |
996 | ||
997 | If unsure, say Y | |
998 | ||
2d888f48 SP |
999 | config SETEND_EMULATION |
1000 | bool "Emulate SETEND instruction" | |
1001 | help | |
1002 | The SETEND instruction alters the data-endianness of the | |
1003 | AArch32 EL0, and is deprecated in ARMv8. | |
1004 | ||
1005 | Say Y here to enable software emulation of the instruction | |
1006 | for AArch32 userspace code. | |
1007 | ||
1008 | Note: All the cpus on the system must have mixed endian support at EL0 | |
1009 | for this feature to be enabled. If a new CPU - which doesn't support mixed | |
1010 | endian - is hotplugged in after this feature has been enabled, there could | |
1011 | be unexpected results in the applications. | |
1012 | ||
1013 | If unsure, say Y | |
1b907f46 WD |
1014 | endif |
1015 | ||
ba42822a CM |
1016 | config ARM64_SW_TTBR0_PAN |
1017 | bool "Emulate Privileged Access Never using TTBR0_EL1 switching" | |
1018 | help | |
1019 | Enabling this option prevents the kernel from accessing | |
1020 | user-space memory directly by pointing TTBR0_EL1 to a reserved | |
1021 | zeroed area and reserved ASID. The user access routines | |
1022 | restore the valid TTBR0_EL1 temporarily. | |
1023 | ||
0e4a0709 WD |
1024 | menu "ARMv8.1 architectural features" |
1025 | ||
1026 | config ARM64_HW_AFDBM | |
1027 | bool "Support for hardware updates of the Access and Dirty page flags" | |
1028 | default y | |
1029 | help | |
1030 | The ARMv8.1 architecture extensions introduce support for | |
1031 | hardware updates of the access and dirty information in page | |
1032 | table entries. When enabled in TCR_EL1 (HA and HD bits) on | |
1033 | capable processors, accesses to pages with PTE_AF cleared will | |
1034 | set this bit instead of raising an access flag fault. | |
1035 | Similarly, writes to read-only pages with the DBM bit set will | |
1036 | clear the read-only bit (AP[2]) instead of raising a | |
1037 | permission fault. | |
1038 | ||
1039 | Kernels built with this configuration option enabled continue | |
1040 | to work on pre-ARMv8.1 hardware and the performance impact is | |
1041 | minimal. If unsure, say Y. | |
1042 | ||
1043 | config ARM64_PAN | |
1044 | bool "Enable support for Privileged Access Never (PAN)" | |
1045 | default y | |
1046 | help | |
1047 | Privileged Access Never (PAN; part of the ARMv8.1 Extensions) | |
1048 | prevents the kernel or hypervisor from accessing user-space (EL0) | |
1049 | memory directly. | |
1050 | ||
1051 | Choosing this option will cause any unprotected (not using | |
1052 | copy_to_user et al) memory access to fail with a permission fault. | |
1053 | ||
1054 | The feature is detected at runtime, and will remain as a 'nop' | |
1055 | instruction if the cpu does not implement the feature. | |
1056 | ||
1057 | config ARM64_LSE_ATOMICS | |
1058 | bool "Atomic instructions" | |
7bd99b40 | 1059 | default y |
0e4a0709 WD |
1060 | help |
1061 | As part of the Large System Extensions, ARMv8.1 introduces new | |
1062 | atomic instructions that are designed specifically to scale in | |
1063 | very large systems. | |
1064 | ||
1065 | Say Y here to make use of these instructions for the in-kernel | |
1066 | atomic routines. This incurs a small overhead on CPUs that do | |
1067 | not support these instructions and requires the kernel to be | |
7bd99b40 WD |
1068 | built with binutils >= 2.25 in order for the new instructions |
1069 | to be used. | |
0e4a0709 | 1070 | |
1f364c8c MZ |
1071 | config ARM64_VHE |
1072 | bool "Enable support for Virtualization Host Extensions (VHE)" | |
1073 | default y | |
1074 | help | |
1075 | Virtualization Host Extensions (VHE) allow the kernel to run | |
1076 | directly at EL2 (instead of EL1) on processors that support | |
1077 | it. This leads to better performance for KVM, as they reduce | |
1078 | the cost of the world switch. | |
1079 | ||
1080 | Selecting this option allows the VHE feature to be detected | |
1081 | at runtime, and does not affect processors that do not | |
1082 | implement this feature. | |
1083 | ||
0e4a0709 WD |
1084 | endmenu |
1085 | ||
f993318b WD |
1086 | menu "ARMv8.2 architectural features" |
1087 | ||
57f4959b JM |
1088 | config ARM64_UAO |
1089 | bool "Enable support for User Access Override (UAO)" | |
1090 | default y | |
1091 | help | |
1092 | User Access Override (UAO; part of the ARMv8.2 Extensions) | |
1093 | causes the 'unprivileged' variant of the load/store instructions to | |
83fc61a5 | 1094 | be overridden to be privileged. |
57f4959b JM |
1095 | |
1096 | This option changes get_user() and friends to use the 'unprivileged' | |
1097 | variant of the load/store instructions. This ensures that user-space | |
1098 | really did have access to the supplied memory. When addr_limit is | |
1099 | set to kernel memory the UAO bit will be set, allowing privileged | |
1100 | access to kernel memory. | |
1101 | ||
1102 | Choosing this option will cause copy_to_user() et al to use user-space | |
1103 | memory permissions. | |
1104 | ||
1105 | The feature is detected at runtime, the kernel will use the | |
1106 | regular load/store instructions if the cpu does not implement the | |
1107 | feature. | |
1108 | ||
d50e071f RM |
1109 | config ARM64_PMEM |
1110 | bool "Enable support for persistent memory" | |
1111 | select ARCH_HAS_PMEM_API | |
5d7bdeb1 | 1112 | select ARCH_HAS_UACCESS_FLUSHCACHE |
d50e071f RM |
1113 | help |
1114 | Say Y to enable support for the persistent memory API based on the | |
1115 | ARMv8.2 DCPoP feature. | |
1116 | ||
1117 | The feature is detected at runtime, and the kernel will use DC CVAC | |
1118 | operations if DC CVAP is not supported (following the behaviour of | |
1119 | DC CVAP itself if the system does not define a point of persistence). | |
1120 | ||
64c02720 XX |
1121 | config ARM64_RAS_EXTN |
1122 | bool "Enable support for RAS CPU Extensions" | |
1123 | default y | |
1124 | help | |
1125 | CPUs that support the Reliability, Availability and Serviceability | |
1126 | (RAS) Extensions, part of ARMv8.2 are able to track faults and | |
1127 | errors, classify them and report them to software. | |
1128 | ||
1129 | On CPUs with these extensions system software can use additional | |
1130 | barriers to determine if faults are pending and read the | |
1131 | classification from a new set of registers. | |
1132 | ||
1133 | Selecting this feature will allow the kernel to use these barriers | |
1134 | and access the new registers if the system supports the extension. | |
1135 | Platform RAS features may additionally depend on firmware support. | |
1136 | ||
f993318b WD |
1137 | endmenu |
1138 | ||
ddd25ad1 DM |
1139 | config ARM64_SVE |
1140 | bool "ARM Scalable Vector Extension support" | |
1141 | default y | |
85acda3b | 1142 | depends on !KVM || ARM64_VHE |
ddd25ad1 DM |
1143 | help |
1144 | The Scalable Vector Extension (SVE) is an extension to the AArch64 | |
1145 | execution state which complements and extends the SIMD functionality | |
1146 | of the base architecture to support much larger vectors and to enable | |
1147 | additional vectorisation opportunities. | |
1148 | ||
1149 | To enable use of this extension on CPUs that implement it, say Y. | |
1150 | ||
5043694e DM |
1151 | Note that for architectural reasons, firmware _must_ implement SVE |
1152 | support when running on SVE capable hardware. The required support | |
1153 | is present in: | |
1154 | ||
1155 | * version 1.5 and later of the ARM Trusted Firmware | |
1156 | * the AArch64 boot wrapper since commit 5e1261e08abf | |
1157 | ("bootwrapper: SVE: Enable SVE for EL2 and below"). | |
1158 | ||
1159 | For other firmware implementations, consult the firmware documentation | |
1160 | or vendor. | |
1161 | ||
1162 | If you need the kernel to boot on SVE-capable hardware with broken | |
1163 | firmware, you may need to say N here until you get your firmware | |
1164 | fixed. Otherwise, you may experience firmware panics or lockups when | |
1165 | booting the kernel. If unsure and you are not observing these | |
1166 | symptoms, you should assume that it is safe to say Y. | |
fd045f6c | 1167 | |
85acda3b DM |
1168 | CPUs that support SVE are architecturally required to support the |
1169 | Virtualization Host Extensions (VHE), so the kernel makes no | |
1170 | provision for supporting SVE alongside KVM without VHE enabled. | |
1171 | Thus, you will need to enable CONFIG_ARM64_VHE if you want to support | |
1172 | KVM in the same kernel image. | |
1173 | ||
fd045f6c AB |
1174 | config ARM64_MODULE_PLTS |
1175 | bool | |
fd045f6c AB |
1176 | select HAVE_MOD_ARCH_SPECIFIC |
1177 | ||
1e48ef7f AB |
1178 | config RELOCATABLE |
1179 | bool | |
1180 | help | |
1181 | This builds the kernel as a Position Independent Executable (PIE), | |
1182 | which retains all relocation metadata required to relocate the | |
1183 | kernel binary at runtime to a different virtual address than the | |
1184 | address it was linked at. | |
1185 | Since AArch64 uses the RELA relocation format, this requires a | |
1186 | relocation pass at runtime even if the kernel is loaded at the | |
1187 | same address it was linked at. | |
1188 | ||
f80fb3a3 AB |
1189 | config RANDOMIZE_BASE |
1190 | bool "Randomize the address of the kernel image" | |
b9c220b5 | 1191 | select ARM64_MODULE_PLTS if MODULES |
f80fb3a3 AB |
1192 | select RELOCATABLE |
1193 | help | |
1194 | Randomizes the virtual address at which the kernel image is | |
1195 | loaded, as a security feature that deters exploit attempts | |
1196 | relying on knowledge of the location of kernel internals. | |
1197 | ||
1198 | It is the bootloader's job to provide entropy, by passing a | |
1199 | random u64 value in /chosen/kaslr-seed at kernel entry. | |
1200 | ||
2b5fe07a AB |
1201 | When booting via the UEFI stub, it will invoke the firmware's |
1202 | EFI_RNG_PROTOCOL implementation (if available) to supply entropy | |
1203 | to the kernel proper. In addition, it will randomise the physical | |
1204 | location of the kernel Image as well. | |
1205 | ||
f80fb3a3 AB |
1206 | If unsure, say N. |
1207 | ||
1208 | config RANDOMIZE_MODULE_REGION_FULL | |
f2b9ba87 | 1209 | bool "Randomize the module region over a 4 GB range" |
e71a4e1b | 1210 | depends on RANDOMIZE_BASE |
f80fb3a3 AB |
1211 | default y |
1212 | help | |
f2b9ba87 AB |
1213 | Randomizes the location of the module region inside a 4 GB window |
1214 | covering the core kernel. This way, it is less likely for modules | |
f80fb3a3 AB |
1215 | to leak information about the location of core kernel data structures |
1216 | but it does imply that function calls between modules and the core | |
1217 | kernel will need to be resolved via veneers in the module PLT. | |
1218 | ||
1219 | When this option is not set, the module region will be randomized over | |
1220 | a limited range that contains the [_stext, _etext] interval of the | |
1221 | core kernel, so branch relocations are always in range. | |
1222 | ||
8c2c3df3 CM |
1223 | endmenu |
1224 | ||
1225 | menu "Boot options" | |
1226 | ||
5e89c55e LP |
1227 | config ARM64_ACPI_PARKING_PROTOCOL |
1228 | bool "Enable support for the ARM64 ACPI parking protocol" | |
1229 | depends on ACPI | |
1230 | help | |
1231 | Enable support for the ARM64 ACPI parking protocol. If disabled | |
1232 | the kernel will not allow booting through the ARM64 ACPI parking | |
1233 | protocol even if the corresponding data is present in the ACPI | |
1234 | MADT table. | |
1235 | ||
8c2c3df3 CM |
1236 | config CMDLINE |
1237 | string "Default kernel command string" | |
1238 | default "" | |
1239 | help | |
1240 | Provide a set of default command-line options at build time by | |
1241 | entering them here. As a minimum, you should specify the the | |
1242 | root device (e.g. root=/dev/nfs). | |
1243 | ||
1244 | config CMDLINE_FORCE | |
1245 | bool "Always use the default kernel command string" | |
1246 | help | |
1247 | Always use the default kernel command string, even if the boot | |
1248 | loader passes other arguments to the kernel. | |
1249 | This is useful if you cannot or don't want to change the | |
1250 | command-line options your boot loader passes to the kernel. | |
1251 | ||
f4f75ad5 AB |
1252 | config EFI_STUB |
1253 | bool | |
1254 | ||
f84d0275 MS |
1255 | config EFI |
1256 | bool "UEFI runtime support" | |
1257 | depends on OF && !CPU_BIG_ENDIAN | |
b472db6c | 1258 | depends on KERNEL_MODE_NEON |
2c870e61 | 1259 | select ARCH_SUPPORTS_ACPI |
f84d0275 MS |
1260 | select LIBFDT |
1261 | select UCS2_STRING | |
1262 | select EFI_PARAMS_FROM_FDT | |
e15dd494 | 1263 | select EFI_RUNTIME_WRAPPERS |
f4f75ad5 AB |
1264 | select EFI_STUB |
1265 | select EFI_ARMSTUB | |
f84d0275 MS |
1266 | default y |
1267 | help | |
1268 | This option provides support for runtime services provided | |
1269 | by UEFI firmware (such as non-volatile variables, realtime | |
3c7f2550 MS |
1270 | clock, and platform reset). A UEFI stub is also provided to |
1271 | allow the kernel to be booted as an EFI application. This | |
1272 | is only useful on systems that have UEFI firmware. | |
f84d0275 | 1273 | |
d1ae8c00 YL |
1274 | config DMI |
1275 | bool "Enable support for SMBIOS (DMI) tables" | |
1276 | depends on EFI | |
1277 | default y | |
1278 | help | |
1279 | This enables SMBIOS/DMI feature for systems. | |
1280 | ||
1281 | This option is only useful on systems that have UEFI firmware. | |
1282 | However, even with this option, the resultant kernel should | |
1283 | continue to boot on existing non-UEFI platforms. | |
1284 | ||
8c2c3df3 CM |
1285 | endmenu |
1286 | ||
8c2c3df3 CM |
1287 | config COMPAT |
1288 | bool "Kernel support for 32-bit EL0" | |
755e70b7 | 1289 | depends on ARM64_4K_PAGES || EXPERT |
2e449048 | 1290 | select COMPAT_BINFMT_ELF if BINFMT_ELF |
af1839eb | 1291 | select HAVE_UID16 |
84b9e9b4 | 1292 | select OLD_SIGSUSPEND3 |
51682036 | 1293 | select COMPAT_OLD_SIGACTION |
8c2c3df3 CM |
1294 | help |
1295 | This option enables support for a 32-bit EL0 running under a 64-bit | |
1296 | kernel at EL1. AArch32-specific components such as system calls, | |
1297 | the user helper functions, VFP support and the ptrace interface are | |
1298 | handled appropriately by the kernel. | |
1299 | ||
44eaacf1 SP |
1300 | If you use a page size other than 4KB (i.e, 16KB or 64KB), please be aware |
1301 | that you will only be able to execute AArch32 binaries that were compiled | |
1302 | with page size aligned segments. | |
a8fcd8b1 | 1303 | |
8c2c3df3 CM |
1304 | If you want to execute 32-bit userspace applications, say Y. |
1305 | ||
1306 | config SYSVIPC_COMPAT | |
1307 | def_bool y | |
1308 | depends on COMPAT && SYSVIPC | |
1309 | ||
166936ba LP |
1310 | menu "Power management options" |
1311 | ||
1312 | source "kernel/power/Kconfig" | |
1313 | ||
82869ac5 JM |
1314 | config ARCH_HIBERNATION_POSSIBLE |
1315 | def_bool y | |
1316 | depends on CPU_PM | |
1317 | ||
1318 | config ARCH_HIBERNATION_HEADER | |
1319 | def_bool y | |
1320 | depends on HIBERNATION | |
1321 | ||
166936ba LP |
1322 | config ARCH_SUSPEND_POSSIBLE |
1323 | def_bool y | |
1324 | ||
166936ba LP |
1325 | endmenu |
1326 | ||
1307220d LP |
1327 | menu "CPU Power Management" |
1328 | ||
1329 | source "drivers/cpuidle/Kconfig" | |
1330 | ||
52e7e816 RH |
1331 | source "drivers/cpufreq/Kconfig" |
1332 | ||
1333 | endmenu | |
1334 | ||
f84d0275 MS |
1335 | source "drivers/firmware/Kconfig" |
1336 | ||
b6a02173 GG |
1337 | source "drivers/acpi/Kconfig" |
1338 | ||
c3eb5b14 MZ |
1339 | source "arch/arm64/kvm/Kconfig" |
1340 | ||
2c98833a AB |
1341 | if CRYPTO |
1342 | source "arch/arm64/crypto/Kconfig" | |
1343 | endif |