ARM: samsung: don't build plat/pm-common for Exynos
[linux-block.git] / arch / arm / plat-samsung / pm.c
CommitLineData
4490e3c6
KK
1// SPDX-License-Identifier: GPL-2.0
2//
3// Copyright 2008 Openmoko, Inc.
4// Copyright 2004-2008 Simtec Electronics
5// Ben Dooks <ben@simtec.co.uk>
6// http://armlinux.simtec.co.uk/
7//
8// S3C common power management (suspend to ram) support.
6419711a
BD
9
10#include <linux/init.h>
11#include <linux/suspend.h>
12#include <linux/errno.h>
2261e0e6 13#include <linux/delay.h>
cd3fc1b9 14#include <linux/of.h>
334a1c70 15#include <linux/serial_s3c.h>
6419711a
BD
16#include <linux/io.h>
17
2261e0e6 18#include <asm/cacheflush.h>
2c74a0ce 19#include <asm/suspend.h>
2261e0e6 20
d6280ffb 21#include <mach/map.h>
2857f650 22#include <mach/regs-clock.h>
2261e0e6 23#include <mach/regs-irq.h>
7ba8022f 24#include <mach/irqs.h>
d6280ffb 25
56b34426 26#include <asm/irq.h>
2261e0e6 27
6419711a 28#include <plat/pm.h>
431fb7df 29#include <mach/pm-core.h>
6419711a
BD
30
31/* for external use */
32
33unsigned long s3c_pm_flags;
34
56b34426
BD
35/* The IRQ ext-int code goes here, it is too small to currently bother
36 * with its own file. */
37
38unsigned long s3c_irqwake_intmask = 0xffffffffL;
39unsigned long s3c_irqwake_eintmask = 0xffffffffL;
40
f5aeffb7 41int s3c_irqext_wake(struct irq_data *data, unsigned int state)
56b34426 42{
f5aeffb7 43 unsigned long bit = 1L << IRQ_EINT_BIT(data->irq);
56b34426
BD
44
45 if (!(s3c_irqwake_eintallow & bit))
46 return -ENOENT;
47
48 printk(KERN_INFO "wake %s for irq %d\n",
f5aeffb7 49 state ? "enabled" : "disabled", data->irq);
56b34426
BD
50
51 if (!state)
52 s3c_irqwake_eintmask |= bit;
53 else
54 s3c_irqwake_eintmask &= ~bit;
55
56 return 0;
57}
6419711a 58
2261e0e6 59void (*pm_cpu_prep)(void);
29cb3cd2 60int (*pm_cpu_sleep)(unsigned long);
2261e0e6
BD
61
62#define any_allowed(mask, allow) (((mask) & (allow)) != (allow))
63
64/* s3c_pm_enter
65 *
66 * central control for sleep/resume process
67*/
68
69static int s3c_pm_enter(suspend_state_t state)
70{
d3fcacf5 71 int ret;
2261e0e6
BD
72 /* ensure the debug is initialised (if enabled) */
73
74 s3c_pm_debug_init();
75
76 S3C_PMDBG("%s(%d)\n", __func__, state);
77
78 if (pm_cpu_prep == NULL || pm_cpu_sleep == NULL) {
79 printk(KERN_ERR "%s: error: no cpu sleep function\n", __func__);
80 return -EINVAL;
81 }
82
83 /* check if we have anything to wake-up with... bad things seem
84 * to happen if you suspend with no wakeup (system will often
85 * require a full power-cycle)
86 */
87
cd3fc1b9
TF
88 if (!of_have_populated_dt() &&
89 !any_allowed(s3c_irqwake_intmask, s3c_irqwake_intallow) &&
2261e0e6
BD
90 !any_allowed(s3c_irqwake_eintmask, s3c_irqwake_eintallow)) {
91 printk(KERN_ERR "%s: No wake-up sources!\n", __func__);
92 printk(KERN_ERR "%s: Aborting sleep\n", __func__);
93 return -EINVAL;
94 }
95
2261e0e6
BD
96 /* save all necessary core registers not covered by the drivers */
97
cd3fc1b9
TF
98 if (!of_have_populated_dt()) {
99 samsung_pm_save_gpios();
100 samsung_pm_saved_gpios();
101 }
102
d2b07fe2 103 s3c_pm_save_uarts();
2261e0e6
BD
104 s3c_pm_save_core();
105
106 /* set the irq configuration for wake */
107
108 s3c_pm_configure_extint();
109
110 S3C_PMDBG("sleep: irq wakeup masks: %08lx,%08lx\n",
111 s3c_irqwake_intmask, s3c_irqwake_eintmask);
112
113 s3c_pm_arch_prepare_irqs();
114
115 /* call cpu specific preparation */
116
117 pm_cpu_prep();
118
119 /* flush cache back to ram */
120
121 flush_cache_all();
122
123 s3c_pm_check_store();
124
125 /* send the cpu to sleep... */
126
127 s3c_pm_arch_stop_clocks();
128
e7089da9 129 /* this will also act as our return point from when
fff94cd9
BD
130 * we resume as it saves its own register state and restores it
131 * during the resume. */
2261e0e6 132
d3fcacf5
AK
133 ret = cpu_suspend(0, pm_cpu_sleep);
134 if (ret)
135 return ret;
2261e0e6 136
2261e0e6
BD
137 /* restore the system state */
138
139 s3c_pm_restore_core();
d2b07fe2 140 s3c_pm_restore_uarts();
cd3fc1b9
TF
141
142 if (!of_have_populated_dt()) {
143 samsung_pm_restore_gpios();
144 s3c_pm_restored_gpios();
145 }
2261e0e6
BD
146
147 s3c_pm_debug_init();
148
149 /* check what irq (if any) restored the system */
150
151 s3c_pm_arch_show_resume_irqs();
152
153 S3C_PMDBG("%s: post sleep, preparing to return\n", __func__);
154
bd117bd1
BD
155 /* LEDs should now be 1110 */
156 s3c_pm_debug_smdkled(1 << 1, 0);
157
2261e0e6
BD
158 s3c_pm_check_restore();
159
160 /* ok, let's return from sleep */
161
162 S3C_PMDBG("S3C PM Resume (post-restore)\n");
163 return 0;
164}
165
aa8aba69
BD
166static int s3c_pm_prepare(void)
167{
168 /* prepare check area if configured */
169
170 s3c_pm_check_prepare();
171 return 0;
172}
173
174static void s3c_pm_finish(void)
175{
176 s3c_pm_check_cleanup();
177}
178
2f55ac07 179static const struct platform_suspend_ops s3c_pm_ops = {
2261e0e6 180 .enter = s3c_pm_enter,
aa8aba69
BD
181 .prepare = s3c_pm_prepare,
182 .finish = s3c_pm_finish,
2261e0e6
BD
183 .valid = suspend_valid_only_mem,
184};
185
4e59c25d 186/* s3c_pm_init
2261e0e6
BD
187 *
188 * Attach the power management functions. This should be called
189 * from the board specific initialisation if the board supports
190 * it.
191*/
192
4e59c25d 193int __init s3c_pm_init(void)
2261e0e6
BD
194{
195 printk("S3C Power Management, Copyright 2004 Simtec Electronics\n");
196
197 suspend_set_ops(&s3c_pm_ops);
198 return 0;
199}