Commit | Line | Data |
---|---|---|
bbe88886 CM |
1 | /* |
2 | * linux/arch/arm/mm/proc-v7.S | |
3 | * | |
4 | * Copyright (C) 2001 Deep Blue Solutions Ltd. | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | * | |
10 | * This is the "shell" of the ARMv7 processor support. | |
11 | */ | |
991da17e | 12 | #include <linux/init.h> |
bbe88886 CM |
13 | #include <linux/linkage.h> |
14 | #include <asm/assembler.h> | |
15 | #include <asm/asm-offsets.h> | |
5ec9407d | 16 | #include <asm/hwcap.h> |
bbe88886 CM |
17 | #include <asm/pgtable-hwdef.h> |
18 | #include <asm/pgtable.h> | |
19 | ||
20 | #include "proc-macros.S" | |
21 | ||
1b6ba46b CM |
22 | #ifdef CONFIG_ARM_LPAE |
23 | #include "proc-v7-3level.S" | |
24 | #else | |
8d2cd3a3 | 25 | #include "proc-v7-2level.S" |
1b6ba46b | 26 | #endif |
73b63efa | 27 | |
bbe88886 | 28 | ENTRY(cpu_v7_proc_init) |
6ebbf2ce | 29 | ret lr |
93ed3970 | 30 | ENDPROC(cpu_v7_proc_init) |
bbe88886 CM |
31 | |
32 | ENTRY(cpu_v7_proc_fin) | |
1f667c69 TL |
33 | mrc p15, 0, r0, c1, c0, 0 @ ctrl register |
34 | bic r0, r0, #0x1000 @ ...i............ | |
35 | bic r0, r0, #0x0006 @ .............ca. | |
36 | mcr p15, 0, r0, c1, c0, 0 @ disable caches | |
6ebbf2ce | 37 | ret lr |
93ed3970 | 38 | ENDPROC(cpu_v7_proc_fin) |
bbe88886 CM |
39 | |
40 | /* | |
41 | * cpu_v7_reset(loc) | |
42 | * | |
43 | * Perform a soft reset of the system. Put the CPU into the | |
44 | * same state as it would be if it had been reset, and branch | |
45 | * to what would be the reset vector. | |
46 | * | |
47 | * - loc - location to jump to for soft reset | |
f4daf06f WD |
48 | * |
49 | * This code must be executed using a flat identity mapping with | |
50 | * caches disabled. | |
bbe88886 CM |
51 | */ |
52 | .align 5 | |
1a4baafa | 53 | .pushsection .idmap.text, "ax" |
bbe88886 | 54 | ENTRY(cpu_v7_reset) |
f4daf06f WD |
55 | mrc p15, 0, r1, c1, c0, 0 @ ctrl register |
56 | bic r1, r1, #0x1 @ ...............m | |
0f81bb6b | 57 | THUMB( bic r1, r1, #1 << 30 ) @ SCTLR.TE (Thumb exceptions) |
f4daf06f WD |
58 | mcr p15, 0, r1, c1, c0, 0 @ disable MMU |
59 | isb | |
153cd8e8 | 60 | bx r0 |
93ed3970 | 61 | ENDPROC(cpu_v7_reset) |
1a4baafa | 62 | .popsection |
bbe88886 CM |
63 | |
64 | /* | |
65 | * cpu_v7_do_idle() | |
66 | * | |
67 | * Idle the processor (eg, wait for interrupt). | |
68 | * | |
69 | * IRQs are already disabled. | |
70 | */ | |
71 | ENTRY(cpu_v7_do_idle) | |
8553cb67 | 72 | dsb @ WFI may enter a low-power mode |
000b5025 | 73 | wfi |
6ebbf2ce | 74 | ret lr |
93ed3970 | 75 | ENDPROC(cpu_v7_do_idle) |
bbe88886 CM |
76 | |
77 | ENTRY(cpu_v7_dcache_clean_area) | |
bf3f0f33 WD |
78 | ALT_SMP(W(nop)) @ MP extensions imply L1 PTW |
79 | ALT_UP_B(1f) | |
6ebbf2ce | 80 | ret lr |
bf3f0f33 WD |
81 | 1: dcache_line_size r2, r3 |
82 | 2: mcr p15, 0, r0, c7, c10, 1 @ clean D entry | |
bbe88886 CM |
83 | add r0, r0, r2 |
84 | subs r1, r1, r2 | |
bf3f0f33 | 85 | bhi 2b |
6abdd491 | 86 | dsb ishst |
6ebbf2ce | 87 | ret lr |
93ed3970 | 88 | ENDPROC(cpu_v7_dcache_clean_area) |
bbe88886 | 89 | |
78a8f3c3 | 90 | string cpu_v7_name, "ARMv7 Processor" |
bbe88886 CM |
91 | .align |
92 | ||
f6b0fa02 RK |
93 | /* Suspend/resume support: derived from arch/arm/mach-s5pv210/sleep.S */ |
94 | .globl cpu_v7_suspend_size | |
f3db3f43 | 95 | .equ cpu_v7_suspend_size, 4 * 9 |
15e0d9e3 | 96 | #ifdef CONFIG_ARM_CPU_SUSPEND |
f6b0fa02 | 97 | ENTRY(cpu_v7_do_suspend) |
de8e71ca | 98 | stmfd sp!, {r4 - r10, lr} |
f6b0fa02 | 99 | mrc p15, 0, r4, c13, c0, 0 @ FCSE/PID |
1aede681 RK |
100 | mrc p15, 0, r5, c13, c0, 3 @ User r/o thread ID |
101 | stmia r0!, {r4 - r5} | |
aa1aadc3 | 102 | #ifdef CONFIG_MMU |
f6b0fa02 | 103 | mrc p15, 0, r6, c3, c0, 0 @ Domain ID |
f3db3f43 MS |
104 | #ifdef CONFIG_ARM_LPAE |
105 | mrrc p15, 1, r5, r7, c2 @ TTB 1 | |
106 | #else | |
de8e71ca | 107 | mrc p15, 0, r7, c2, c0, 1 @ TTB 1 |
f3db3f43 | 108 | #endif |
1b6ba46b | 109 | mrc p15, 0, r11, c2, c0, 2 @ TTB control register |
aa1aadc3 | 110 | #endif |
de8e71ca RK |
111 | mrc p15, 0, r8, c1, c0, 0 @ Control register |
112 | mrc p15, 0, r9, c1, c0, 1 @ Auxiliary control register | |
113 | mrc p15, 0, r10, c1, c0, 2 @ Co-processor access control | |
f3db3f43 | 114 | stmia r0, {r5 - r11} |
de8e71ca | 115 | ldmfd sp!, {r4 - r10, pc} |
f6b0fa02 RK |
116 | ENDPROC(cpu_v7_do_suspend) |
117 | ||
118 | ENTRY(cpu_v7_do_resume) | |
119 | mov ip, #0 | |
f6b0fa02 | 120 | mcr p15, 0, ip, c7, c5, 0 @ invalidate I cache |
1aede681 RK |
121 | mcr p15, 0, ip, c13, c0, 1 @ set reserved context ID |
122 | ldmia r0!, {r4 - r5} | |
f6b0fa02 | 123 | mcr p15, 0, r4, c13, c0, 0 @ FCSE/PID |
1aede681 | 124 | mcr p15, 0, r5, c13, c0, 3 @ User r/o thread ID |
f3db3f43 | 125 | ldmia r0, {r5 - r11} |
aa1aadc3 WD |
126 | #ifdef CONFIG_MMU |
127 | mcr p15, 0, ip, c8, c7, 0 @ invalidate TLBs | |
f6b0fa02 | 128 | mcr p15, 0, r6, c3, c0, 0 @ Domain ID |
f3db3f43 MS |
129 | #ifdef CONFIG_ARM_LPAE |
130 | mcrr p15, 0, r1, ip, c2 @ TTB 0 | |
131 | mcrr p15, 1, r5, r7, c2 @ TTB 1 | |
132 | #else | |
de8e71ca RK |
133 | ALT_SMP(orr r1, r1, #TTB_FLAGS_SMP) |
134 | ALT_UP(orr r1, r1, #TTB_FLAGS_UP) | |
135 | mcr p15, 0, r1, c2, c0, 0 @ TTB 0 | |
136 | mcr p15, 0, r7, c2, c0, 1 @ TTB 1 | |
f3db3f43 | 137 | #endif |
1b6ba46b | 138 | mcr p15, 0, r11, c2, c0, 2 @ TTB control register |
f6b0fa02 RK |
139 | ldr r4, =PRRR @ PRRR |
140 | ldr r5, =NMRR @ NMRR | |
141 | mcr p15, 0, r4, c10, c2, 0 @ write PRRR | |
142 | mcr p15, 0, r5, c10, c2, 1 @ write NMRR | |
aa1aadc3 WD |
143 | #endif /* CONFIG_MMU */ |
144 | mrc p15, 0, r4, c1, c0, 1 @ Read Auxiliary control register | |
145 | teq r4, r9 @ Is it already set? | |
146 | mcrne p15, 0, r9, c1, c0, 1 @ No, so write it | |
147 | mcr p15, 0, r10, c1, c0, 2 @ Co-processor access control | |
f6b0fa02 | 148 | isb |
f35235a3 | 149 | dsb |
de8e71ca | 150 | mov r0, r8 @ control register |
f6b0fa02 RK |
151 | b cpu_resume_mmu |
152 | ENDPROC(cpu_v7_do_resume) | |
3e0a07f8 GC |
153 | #endif |
154 | ||
ddd0c530 SG |
155 | /* |
156 | * Cortex-A9 processor functions | |
157 | */ | |
158 | globl_equ cpu_ca9mp_proc_init, cpu_v7_proc_init | |
159 | globl_equ cpu_ca9mp_proc_fin, cpu_v7_proc_fin | |
160 | globl_equ cpu_ca9mp_reset, cpu_v7_reset | |
161 | globl_equ cpu_ca9mp_do_idle, cpu_v7_do_idle | |
162 | globl_equ cpu_ca9mp_dcache_clean_area, cpu_v7_dcache_clean_area | |
163 | globl_equ cpu_ca9mp_switch_mm, cpu_v7_switch_mm | |
164 | globl_equ cpu_ca9mp_set_pte_ext, cpu_v7_set_pte_ext | |
165 | .globl cpu_ca9mp_suspend_size | |
166 | .equ cpu_ca9mp_suspend_size, cpu_v7_suspend_size + 4 * 2 | |
167 | #ifdef CONFIG_ARM_CPU_SUSPEND | |
168 | ENTRY(cpu_ca9mp_do_suspend) | |
169 | stmfd sp!, {r4 - r5} | |
170 | mrc p15, 0, r4, c15, c0, 1 @ Diagnostic register | |
171 | mrc p15, 0, r5, c15, c0, 0 @ Power register | |
172 | stmia r0!, {r4 - r5} | |
173 | ldmfd sp!, {r4 - r5} | |
174 | b cpu_v7_do_suspend | |
175 | ENDPROC(cpu_ca9mp_do_suspend) | |
176 | ||
177 | ENTRY(cpu_ca9mp_do_resume) | |
178 | ldmia r0!, {r4 - r5} | |
179 | mrc p15, 0, r10, c15, c0, 1 @ Read Diagnostic register | |
180 | teq r4, r10 @ Already restored? | |
181 | mcrne p15, 0, r4, c15, c0, 1 @ No, so restore it | |
182 | mrc p15, 0, r10, c15, c0, 0 @ Read Power register | |
183 | teq r5, r10 @ Already restored? | |
184 | mcrne p15, 0, r5, c15, c0, 0 @ No, so restore it | |
185 | b cpu_v7_do_resume | |
186 | ENDPROC(cpu_ca9mp_do_resume) | |
187 | #endif | |
188 | ||
3e0a07f8 GC |
189 | #ifdef CONFIG_CPU_PJ4B |
190 | globl_equ cpu_pj4b_switch_mm, cpu_v7_switch_mm | |
191 | globl_equ cpu_pj4b_set_pte_ext, cpu_v7_set_pte_ext | |
192 | globl_equ cpu_pj4b_proc_init, cpu_v7_proc_init | |
193 | globl_equ cpu_pj4b_proc_fin, cpu_v7_proc_fin | |
194 | globl_equ cpu_pj4b_reset, cpu_v7_reset | |
195 | #ifdef CONFIG_PJ4B_ERRATA_4742 | |
196 | ENTRY(cpu_pj4b_do_idle) | |
197 | dsb @ WFI may enter a low-power mode | |
198 | wfi | |
199 | dsb @barrier | |
6ebbf2ce | 200 | ret lr |
3e0a07f8 GC |
201 | ENDPROC(cpu_pj4b_do_idle) |
202 | #else | |
203 | globl_equ cpu_pj4b_do_idle, cpu_v7_do_idle | |
204 | #endif | |
205 | globl_equ cpu_pj4b_dcache_clean_area, cpu_v7_dcache_clean_area | |
16c79a37 GC |
206 | #ifdef CONFIG_ARM_CPU_SUSPEND |
207 | ENTRY(cpu_pj4b_do_suspend) | |
208 | stmfd sp!, {r6 - r10} | |
209 | mrc p15, 1, r6, c15, c1, 0 @ save CP15 - extra features | |
210 | mrc p15, 1, r7, c15, c2, 0 @ save CP15 - Aux Func Modes Ctrl 0 | |
211 | mrc p15, 1, r8, c15, c1, 2 @ save CP15 - Aux Debug Modes Ctrl 2 | |
212 | mrc p15, 1, r9, c15, c1, 1 @ save CP15 - Aux Debug Modes Ctrl 1 | |
213 | mrc p15, 0, r10, c9, c14, 0 @ save CP15 - PMC | |
214 | stmia r0!, {r6 - r10} | |
215 | ldmfd sp!, {r6 - r10} | |
216 | b cpu_v7_do_suspend | |
217 | ENDPROC(cpu_pj4b_do_suspend) | |
218 | ||
219 | ENTRY(cpu_pj4b_do_resume) | |
220 | ldmia r0!, {r6 - r10} | |
7ca791c5 SG |
221 | mcr p15, 1, r6, c15, c1, 0 @ restore CP15 - extra features |
222 | mcr p15, 1, r7, c15, c2, 0 @ restore CP15 - Aux Func Modes Ctrl 0 | |
223 | mcr p15, 1, r8, c15, c1, 2 @ restore CP15 - Aux Debug Modes Ctrl 2 | |
224 | mcr p15, 1, r9, c15, c1, 1 @ restore CP15 - Aux Debug Modes Ctrl 1 | |
225 | mcr p15, 0, r10, c9, c14, 0 @ restore CP15 - PMC | |
16c79a37 GC |
226 | b cpu_v7_do_resume |
227 | ENDPROC(cpu_pj4b_do_resume) | |
228 | #endif | |
229 | .globl cpu_pj4b_suspend_size | |
7ca791c5 | 230 | .equ cpu_pj4b_suspend_size, cpu_v7_suspend_size + 4 * 5 |
3e0a07f8 | 231 | |
f6b0fa02 RK |
232 | #endif |
233 | ||
bbe88886 CM |
234 | /* |
235 | * __v7_setup | |
236 | * | |
237 | * Initialise TLB, Caches, and MMU state ready to switch the MMU | |
238 | * on. Return in r0 the new CP15 C1 control register setting. | |
239 | * | |
bbe88886 CM |
240 | * This should be able to cover all ARMv7 cores. |
241 | * | |
242 | * It is assumed that: | |
243 | * - cache type register is implemented | |
244 | */ | |
15eb169b | 245 | __v7_ca5mp_setup: |
14eff181 | 246 | __v7_ca9mp_setup: |
c90ad5c9 JA |
247 | __v7_cr7mp_setup: |
248 | mov r10, #(1 << 0) @ Cache/TLB ops broadcasting | |
7665d9d2 | 249 | b 1f |
b4244738 | 250 | __v7_ca7mp_setup: |
ddb2ff73 | 251 | __v7_ca12mp_setup: |
7665d9d2 | 252 | __v7_ca15mp_setup: |
c51e78ed | 253 | __v7_b15mp_setup: |
cd000cf6 | 254 | __v7_ca17mp_setup: |
7665d9d2 WD |
255 | mov r10, #0 |
256 | 1: | |
73b63efa | 257 | #ifdef CONFIG_SMP |
f00ec48f RK |
258 | ALT_SMP(mrc p15, 0, r0, c1, c0, 1) |
259 | ALT_UP(mov r0, #(1 << 6)) @ fake it for UP | |
1b3a02eb | 260 | tst r0, #(1 << 6) @ SMP/nAMP mode enabled? |
7665d9d2 WD |
261 | orreq r0, r0, #(1 << 6) @ Enable SMP/nAMP mode |
262 | orreq r0, r0, r10 @ Enable CPU-specific SMP bits | |
263 | mcreq p15, 0, r0, c1, c0, 1 | |
73b63efa | 264 | #endif |
d106de38 | 265 | b __v7_setup |
de490193 GC |
266 | |
267 | __v7_pj4b_setup: | |
268 | #ifdef CONFIG_CPU_PJ4B | |
269 | ||
270 | /* Auxiliary Debug Modes Control 1 Register */ | |
271 | #define PJ4B_STATIC_BP (1 << 2) /* Enable Static BP */ | |
272 | #define PJ4B_INTER_PARITY (1 << 8) /* Disable Internal Parity Handling */ | |
273 | #define PJ4B_BCK_OFF_STREX (1 << 5) /* Enable the back off of STREX instr */ | |
274 | #define PJ4B_CLEAN_LINE (1 << 16) /* Disable data transfer for clean line */ | |
275 | ||
276 | /* Auxiliary Debug Modes Control 2 Register */ | |
277 | #define PJ4B_FAST_LDR (1 << 23) /* Disable fast LDR */ | |
278 | #define PJ4B_SNOOP_DATA (1 << 25) /* Do not interleave write and snoop data */ | |
279 | #define PJ4B_CWF (1 << 27) /* Disable Critical Word First feature */ | |
280 | #define PJ4B_OUTSDNG_NC (1 << 29) /* Disable outstanding non cacheable rqst */ | |
281 | #define PJ4B_L1_REP_RR (1 << 30) /* L1 replacement - Strict round robin */ | |
282 | #define PJ4B_AUX_DBG_CTRL2 (PJ4B_SNOOP_DATA | PJ4B_CWF |\ | |
283 | PJ4B_OUTSDNG_NC | PJ4B_L1_REP_RR) | |
284 | ||
285 | /* Auxiliary Functional Modes Control Register 0 */ | |
286 | #define PJ4B_SMP_CFB (1 << 1) /* Set SMP mode. Join the coherency fabric */ | |
287 | #define PJ4B_L1_PAR_CHK (1 << 2) /* Support L1 parity checking */ | |
288 | #define PJ4B_BROADCAST_CACHE (1 << 8) /* Broadcast Cache and TLB maintenance */ | |
289 | ||
290 | /* Auxiliary Debug Modes Control 0 Register */ | |
291 | #define PJ4B_WFI_WFE (1 << 22) /* WFI/WFE - serve the DVM and back to idle */ | |
292 | ||
293 | /* Auxiliary Debug Modes Control 1 Register */ | |
294 | mrc p15, 1, r0, c15, c1, 1 | |
295 | orr r0, r0, #PJ4B_CLEAN_LINE | |
296 | orr r0, r0, #PJ4B_BCK_OFF_STREX | |
297 | orr r0, r0, #PJ4B_INTER_PARITY | |
298 | bic r0, r0, #PJ4B_STATIC_BP | |
299 | mcr p15, 1, r0, c15, c1, 1 | |
300 | ||
301 | /* Auxiliary Debug Modes Control 2 Register */ | |
302 | mrc p15, 1, r0, c15, c1, 2 | |
303 | bic r0, r0, #PJ4B_FAST_LDR | |
304 | orr r0, r0, #PJ4B_AUX_DBG_CTRL2 | |
305 | mcr p15, 1, r0, c15, c1, 2 | |
306 | ||
307 | /* Auxiliary Functional Modes Control Register 0 */ | |
308 | mrc p15, 1, r0, c15, c2, 0 | |
309 | #ifdef CONFIG_SMP | |
310 | orr r0, r0, #PJ4B_SMP_CFB | |
311 | #endif | |
312 | orr r0, r0, #PJ4B_L1_PAR_CHK | |
313 | orr r0, r0, #PJ4B_BROADCAST_CACHE | |
314 | mcr p15, 1, r0, c15, c2, 0 | |
315 | ||
316 | /* Auxiliary Debug Modes Control 0 Register */ | |
317 | mrc p15, 1, r0, c15, c1, 0 | |
318 | orr r0, r0, #PJ4B_WFI_WFE | |
319 | mcr p15, 1, r0, c15, c1, 0 | |
320 | ||
321 | #endif /* CONFIG_CPU_PJ4B */ | |
322 | ||
14eff181 | 323 | __v7_setup: |
bbe88886 CM |
324 | adr r12, __v7_setup_stack @ the local stack |
325 | stmia r12, {r0-r5, r7, r9, r11, lr} | |
6323fa22 | 326 | bl v7_flush_dcache_louis |
bbe88886 | 327 | ldmia r12, {r0-r5, r7, r9, r11, lr} |
1946d6ef RK |
328 | |
329 | mrc p15, 0, r0, c0, c0, 0 @ read main ID register | |
330 | and r10, r0, #0xff000000 @ ARM? | |
331 | teq r10, #0x41000000 | |
9f05027c | 332 | bne 3f |
1946d6ef RK |
333 | and r5, r0, #0x00f00000 @ variant |
334 | and r6, r0, #0x0000000f @ revision | |
6491848d WD |
335 | orr r6, r6, r5, lsr #20-4 @ combine variant and revision |
336 | ubfx r0, r0, #4, #12 @ primary part number | |
1946d6ef | 337 | |
6491848d WD |
338 | /* Cortex-A8 Errata */ |
339 | ldr r10, =0x00000c08 @ Cortex-A8 primary part number | |
340 | teq r0, r10 | |
341 | bne 2f | |
62e4d357 RH |
342 | #if defined(CONFIG_ARM_ERRATA_430973) && !defined(CONFIG_ARCH_MULTIPLATFORM) |
343 | ||
1946d6ef RK |
344 | teq r5, #0x00100000 @ only present in r1p* |
345 | mrceq p15, 0, r10, c1, c0, 1 @ read aux control register | |
346 | orreq r10, r10, #(1 << 6) @ set IBE to 1 | |
347 | mcreq p15, 0, r10, c1, c0, 1 @ write aux control register | |
855c551f CM |
348 | #endif |
349 | #ifdef CONFIG_ARM_ERRATA_458693 | |
6491848d | 350 | teq r6, #0x20 @ only present in r2p0 |
1946d6ef RK |
351 | mrceq p15, 0, r10, c1, c0, 1 @ read aux control register |
352 | orreq r10, r10, #(1 << 5) @ set L1NEON to 1 | |
353 | orreq r10, r10, #(1 << 9) @ set PLDNOP to 1 | |
354 | mcreq p15, 0, r10, c1, c0, 1 @ write aux control register | |
0516e464 CM |
355 | #endif |
356 | #ifdef CONFIG_ARM_ERRATA_460075 | |
6491848d | 357 | teq r6, #0x20 @ only present in r2p0 |
1946d6ef RK |
358 | mrceq p15, 1, r10, c9, c0, 2 @ read L2 cache aux ctrl register |
359 | tsteq r10, #1 << 22 | |
360 | orreq r10, r10, #(1 << 22) @ set the Write Allocate disable bit | |
361 | mcreq p15, 1, r10, c9, c0, 2 @ write the L2 cache aux ctrl register | |
7ce236fc | 362 | #endif |
9f05027c WD |
363 | b 3f |
364 | ||
365 | /* Cortex-A9 Errata */ | |
366 | 2: ldr r10, =0x00000c09 @ Cortex-A9 primary part number | |
367 | teq r0, r10 | |
368 | bne 3f | |
369 | #ifdef CONFIG_ARM_ERRATA_742230 | |
370 | cmp r6, #0x22 @ only present up to r2p2 | |
371 | mrcle p15, 0, r10, c15, c0, 1 @ read diagnostic register | |
372 | orrle r10, r10, #1 << 4 @ set bit #4 | |
373 | mcrle p15, 0, r10, c15, c0, 1 @ write diagnostic register | |
374 | #endif | |
a672e99b WD |
375 | #ifdef CONFIG_ARM_ERRATA_742231 |
376 | teq r6, #0x20 @ present in r2p0 | |
377 | teqne r6, #0x21 @ present in r2p1 | |
378 | teqne r6, #0x22 @ present in r2p2 | |
379 | mrceq p15, 0, r10, c15, c0, 1 @ read diagnostic register | |
380 | orreq r10, r10, #1 << 12 @ set bit #12 | |
381 | orreq r10, r10, #1 << 22 @ set bit #22 | |
382 | mcreq p15, 0, r10, c15, c0, 1 @ write diagnostic register | |
383 | #endif | |
475d92fc | 384 | #ifdef CONFIG_ARM_ERRATA_743622 |
efbc74ac | 385 | teq r5, #0x00200000 @ only present in r2p* |
475d92fc WD |
386 | mrceq p15, 0, r10, c15, c0, 1 @ read diagnostic register |
387 | orreq r10, r10, #1 << 6 @ set bit #6 | |
388 | mcreq p15, 0, r10, c15, c0, 1 @ write diagnostic register | |
389 | #endif | |
ba90c516 DM |
390 | #if defined(CONFIG_ARM_ERRATA_751472) && defined(CONFIG_SMP) |
391 | ALT_SMP(cmp r6, #0x30) @ present prior to r3p0 | |
392 | ALT_UP_B(1f) | |
9a27c27c WD |
393 | mrclt p15, 0, r10, c15, c0, 1 @ read diagnostic register |
394 | orrlt r10, r10, #1 << 11 @ set bit #11 | |
395 | mcrlt p15, 0, r10, c15, c0, 1 @ write diagnostic register | |
ba90c516 | 396 | 1: |
9a27c27c | 397 | #endif |
1946d6ef | 398 | |
84b6504f WD |
399 | /* Cortex-A15 Errata */ |
400 | 3: ldr r10, =0x00000c0f @ Cortex-A15 primary part number | |
401 | teq r0, r10 | |
402 | bne 4f | |
403 | ||
404 | #ifdef CONFIG_ARM_ERRATA_773022 | |
405 | cmp r6, #0x4 @ only present up to r0p4 | |
406 | mrcle p15, 0, r10, c1, c0, 1 @ read aux control register | |
407 | orrle r10, r10, #1 << 1 @ disable loop buffer | |
408 | mcrle p15, 0, r10, c1, c0, 1 @ write aux control register | |
409 | #endif | |
410 | ||
411 | 4: mov r10, #0 | |
bbe88886 | 412 | mcr p15, 0, r10, c7, c5, 0 @ I+BTB cache invalidate |
2eb8c82b | 413 | #ifdef CONFIG_MMU |
bbe88886 | 414 | mcr p15, 0, r10, c8, c7, 0 @ invalidate I + D TLBs |
8d2cd3a3 | 415 | v7_ttb_setup r10, r4, r8, r5 @ TTBCR, TTBRx setup |
f6b0fa02 RK |
416 | ldr r5, =PRRR @ PRRR |
417 | ldr r6, =NMRR @ NMRR | |
3f69c0c1 RK |
418 | mcr p15, 0, r5, c10, c2, 0 @ write PRRR |
419 | mcr p15, 0, r6, c10, c2, 1 @ write NMRR | |
078c0454 | 420 | #endif |
bae0ca2b | 421 | dsb @ Complete invalidations |
078c0454 JA |
422 | #ifndef CONFIG_ARM_THUMBEE |
423 | mrc p15, 0, r0, c0, c1, 0 @ read ID_PFR0 for ThumbEE | |
424 | and r0, r0, #(0xf << 12) @ ThumbEE enabled field | |
425 | teq r0, #(1 << 12) @ check if ThumbEE is present | |
426 | bne 1f | |
427 | mov r5, #0 | |
428 | mcr p14, 6, r5, c1, c0, 0 @ Initialize TEEHBR to 0 | |
429 | mrc p14, 6, r0, c0, c0, 0 @ load TEECR | |
430 | orr r0, r0, #1 @ set the 1st bit in order to | |
431 | mcr p14, 6, r0, c0, c0, 0 @ stop userspace TEEHBR access | |
432 | 1: | |
bdaaaec3 | 433 | #endif |
2eb8c82b CM |
434 | adr r5, v7_crval |
435 | ldmia r5, {r5, r6} | |
457c2403 | 436 | ARM_BE8(orr r6, r6, #1 << 25) @ big-endian page tables |
64d2dc38 LL |
437 | #ifdef CONFIG_SWP_EMULATE |
438 | orr r5, r5, #(1 << 10) @ set SW bit in "clear" | |
439 | bic r6, r6, #(1 << 10) @ clear it in "mmuset" | |
26584853 | 440 | #endif |
2eb8c82b CM |
441 | mrc p15, 0, r0, c1, c0, 0 @ read control register |
442 | bic r0, r0, r5 @ clear bits them | |
443 | orr r0, r0, r6 @ set them | |
347c8b70 | 444 | THUMB( orr r0, r0, #1 << 30 ) @ Thumb exceptions |
6ebbf2ce | 445 | ret lr @ return to head.S:__ret |
93ed3970 | 446 | ENDPROC(__v7_setup) |
bbe88886 | 447 | |
8d2cd3a3 | 448 | .align 2 |
bbe88886 CM |
449 | __v7_setup_stack: |
450 | .space 4 * 11 @ 11 registers | |
451 | ||
5085f3ff RK |
452 | __INITDATA |
453 | ||
78a8f3c3 DM |
454 | @ define struct processor (see <asm/proc-fns.h> and proc-macros.S) |
455 | define_processor_functions v7, dabort=v7_early_abort, pabort=v7_pabort, suspend=1 | |
ddd0c530 | 456 | define_processor_functions ca9mp, dabort=v7_early_abort, pabort=v7_pabort, suspend=1 |
3e0a07f8 GC |
457 | #ifdef CONFIG_CPU_PJ4B |
458 | define_processor_functions pj4b, dabort=v7_early_abort, pabort=v7_pabort, suspend=1 | |
459 | #endif | |
bbe88886 | 460 | |
5085f3ff RK |
461 | .section ".rodata" |
462 | ||
78a8f3c3 DM |
463 | string cpu_arch_name, "armv7" |
464 | string cpu_elf_name, "v7" | |
bbe88886 CM |
465 | .align |
466 | ||
467 | .section ".proc.info.init", #alloc, #execinstr | |
468 | ||
dc939cd8 PM |
469 | /* |
470 | * Standard v7 proc info content | |
471 | */ | |
3e0a07f8 | 472 | .macro __v7_proc initfunc, mm_mmuflags = 0, io_mmuflags = 0, hwcaps = 0, proc_fns = v7_processor_functions |
dc939cd8 | 473 | ALT_SMP(.long PMD_TYPE_SECT | PMD_SECT_AP_WRITE | PMD_SECT_AP_READ | \ |
1b6ba46b | 474 | PMD_SECT_AF | PMD_FLAGS_SMP | \mm_mmuflags) |
dc939cd8 | 475 | ALT_UP(.long PMD_TYPE_SECT | PMD_SECT_AP_WRITE | PMD_SECT_AP_READ | \ |
1b6ba46b CM |
476 | PMD_SECT_AF | PMD_FLAGS_UP | \mm_mmuflags) |
477 | .long PMD_TYPE_SECT | PMD_SECT_AP_WRITE | \ | |
478 | PMD_SECT_AP_READ | PMD_SECT_AF | \io_mmuflags | |
dc939cd8 | 479 | W(b) \initfunc |
14eff181 DW |
480 | .long cpu_arch_name |
481 | .long cpu_elf_name | |
dc939cd8 PM |
482 | .long HWCAP_SWP | HWCAP_HALF | HWCAP_THUMB | HWCAP_FAST_MULT | \ |
483 | HWCAP_EDSP | HWCAP_TLS | \hwcaps | |
14eff181 | 484 | .long cpu_v7_name |
3e0a07f8 | 485 | .long \proc_fns |
14eff181 DW |
486 | .long v7wbi_tlb_fns |
487 | .long v6_user_fns | |
488 | .long v7_cache_fns | |
dc939cd8 PM |
489 | .endm |
490 | ||
1b6ba46b | 491 | #ifndef CONFIG_ARM_LPAE |
15eb169b PM |
492 | /* |
493 | * ARM Ltd. Cortex A5 processor. | |
494 | */ | |
495 | .type __v7_ca5mp_proc_info, #object | |
496 | __v7_ca5mp_proc_info: | |
497 | .long 0x410fc050 | |
498 | .long 0xff0ffff0 | |
499 | __v7_proc __v7_ca5mp_setup | |
500 | .size __v7_ca5mp_proc_info, . - __v7_ca5mp_proc_info | |
501 | ||
dc939cd8 PM |
502 | /* |
503 | * ARM Ltd. Cortex A9 processor. | |
504 | */ | |
505 | .type __v7_ca9mp_proc_info, #object | |
506 | __v7_ca9mp_proc_info: | |
507 | .long 0x410fc090 | |
508 | .long 0xff0ffff0 | |
ddd0c530 | 509 | __v7_proc __v7_ca9mp_setup, proc_fns = ca9mp_processor_functions |
14eff181 | 510 | .size __v7_ca9mp_proc_info, . - __v7_ca9mp_proc_info |
de490193 | 511 | |
b361d61d GC |
512 | #endif /* CONFIG_ARM_LPAE */ |
513 | ||
de490193 GC |
514 | /* |
515 | * Marvell PJ4B processor. | |
516 | */ | |
3e0a07f8 | 517 | #ifdef CONFIG_CPU_PJ4B |
de490193 GC |
518 | .type __v7_pj4b_proc_info, #object |
519 | __v7_pj4b_proc_info: | |
049be070 GC |
520 | .long 0x560f5800 |
521 | .long 0xff0fff00 | |
3e0a07f8 | 522 | __v7_proc __v7_pj4b_setup, proc_fns = pj4b_processor_functions |
de490193 | 523 | .size __v7_pj4b_proc_info, . - __v7_pj4b_proc_info |
3e0a07f8 | 524 | #endif |
14eff181 | 525 | |
c90ad5c9 JA |
526 | /* |
527 | * ARM Ltd. Cortex R7 processor. | |
528 | */ | |
529 | .type __v7_cr7mp_proc_info, #object | |
530 | __v7_cr7mp_proc_info: | |
531 | .long 0x410fc170 | |
532 | .long 0xff0ffff0 | |
533 | __v7_proc __v7_cr7mp_setup | |
534 | .size __v7_cr7mp_proc_info, . - __v7_cr7mp_proc_info | |
535 | ||
868dbf90 WD |
536 | /* |
537 | * ARM Ltd. Cortex A7 processor. | |
538 | */ | |
539 | .type __v7_ca7mp_proc_info, #object | |
540 | __v7_ca7mp_proc_info: | |
541 | .long 0x410fc070 | |
542 | .long 0xff0ffff0 | |
8164f7af | 543 | __v7_proc __v7_ca7mp_setup |
868dbf90 WD |
544 | .size __v7_ca7mp_proc_info, . - __v7_ca7mp_proc_info |
545 | ||
ddb2ff73 JA |
546 | /* |
547 | * ARM Ltd. Cortex A12 processor. | |
548 | */ | |
549 | .type __v7_ca12mp_proc_info, #object | |
550 | __v7_ca12mp_proc_info: | |
551 | .long 0x410fc0d0 | |
552 | .long 0xff0ffff0 | |
553 | __v7_proc __v7_ca12mp_setup | |
554 | .size __v7_ca12mp_proc_info, . - __v7_ca12mp_proc_info | |
555 | ||
7665d9d2 WD |
556 | /* |
557 | * ARM Ltd. Cortex A15 processor. | |
558 | */ | |
559 | .type __v7_ca15mp_proc_info, #object | |
560 | __v7_ca15mp_proc_info: | |
561 | .long 0x410fc0f0 | |
562 | .long 0xff0ffff0 | |
8164f7af | 563 | __v7_proc __v7_ca15mp_setup |
7665d9d2 WD |
564 | .size __v7_ca15mp_proc_info, . - __v7_ca15mp_proc_info |
565 | ||
c51e78ed MC |
566 | /* |
567 | * Broadcom Corporation Brahma-B15 processor. | |
568 | */ | |
569 | .type __v7_b15mp_proc_info, #object | |
570 | __v7_b15mp_proc_info: | |
571 | .long 0x420f00f0 | |
572 | .long 0xff0ffff0 | |
fbf10641 | 573 | __v7_proc __v7_b15mp_setup |
c51e78ed MC |
574 | .size __v7_b15mp_proc_info, . - __v7_b15mp_proc_info |
575 | ||
cd000cf6 WD |
576 | /* |
577 | * ARM Ltd. Cortex A17 processor. | |
578 | */ | |
579 | .type __v7_ca17mp_proc_info, #object | |
580 | __v7_ca17mp_proc_info: | |
581 | .long 0x410fc0e0 | |
582 | .long 0xff0ffff0 | |
583 | __v7_proc __v7_ca17mp_setup | |
584 | .size __v7_ca17mp_proc_info, . - __v7_ca17mp_proc_info | |
585 | ||
120ecfaf SM |
586 | /* |
587 | * Qualcomm Inc. Krait processors. | |
588 | */ | |
589 | .type __krait_proc_info, #object | |
590 | __krait_proc_info: | |
591 | .long 0x510f0400 @ Required ID value | |
592 | .long 0xff0ffc00 @ Mask for ID | |
593 | /* | |
594 | * Some Krait processors don't indicate support for SDIV and UDIV | |
595 | * instructions in the ARM instruction set, even though they actually | |
596 | * do support them. | |
597 | */ | |
598 | __v7_proc __v7_setup, hwcaps = HWCAP_IDIV | |
599 | .size __krait_proc_info, . - __krait_proc_info | |
600 | ||
bbe88886 CM |
601 | /* |
602 | * Match any ARMv7 processor core. | |
603 | */ | |
604 | .type __v7_proc_info, #object | |
605 | __v7_proc_info: | |
606 | .long 0x000f0000 @ Required ID value | |
607 | .long 0x000f0000 @ Mask for ID | |
dc939cd8 | 608 | __v7_proc __v7_setup |
bbe88886 | 609 | .size __v7_proc_info, . - __v7_proc_info |