arm: convert sysdev_class to a regular subsystem
[linux-2.6-block.git] / arch / arm / mach-s3c2416 / irq.c
CommitLineData
f1290a49
YK
1/* linux/arch/arm/mach-s3c2416/irq.c
2 *
3 * Copyright (c) 2009 Yauhen Kharuzhy <jekhor@gmail.com>,
4 * as part of OpenInkpot project
5 * Copyright (c) 2009 Promwad Innovation Company
6 * Yauhen Kharuzhy <yauhen.kharuzhy@promwad.com>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21 *
22*/
23
24#include <linux/init.h>
25#include <linux/module.h>
26#include <linux/interrupt.h>
27#include <linux/ioport.h>
4a858cfc 28#include <linux/device.h>
f1290a49
YK
29#include <linux/io.h>
30
31#include <mach/hardware.h>
32#include <asm/irq.h>
33
34#include <asm/mach/irq.h>
35
36#include <mach/regs-irq.h>
37#include <mach/regs-gpio.h>
38
39#include <plat/cpu.h>
40#include <plat/pm.h>
41#include <plat/irq.h>
42
43#define INTMSK(start, end) ((1 << ((end) + 1 - (start))) - 1)
44
45static inline void s3c2416_irq_demux(unsigned int irq, unsigned int len)
46{
47 unsigned int subsrc, submsk;
48 unsigned int end;
49
50 /* read the current pending interrupts, and the mask
51 * for what it is available */
52
53 subsrc = __raw_readl(S3C2410_SUBSRCPND);
54 submsk = __raw_readl(S3C2410_INTSUBMSK);
55
56 subsrc &= ~submsk;
57 subsrc >>= (irq - S3C2410_IRQSUB(0));
58 subsrc &= (1 << len)-1;
59
60 end = len + irq;
61
62 for (; irq < end && subsrc; irq++) {
63 if (subsrc & 1)
64 generic_handle_irq(irq);
65
66 subsrc >>= 1;
67 }
68}
69
70/* WDT/AC97 sub interrupts */
71
72static void s3c2416_irq_demux_wdtac97(unsigned int irq, struct irq_desc *desc)
73{
74 s3c2416_irq_demux(IRQ_S3C2443_WDT, 4);
75}
76
77#define INTMSK_WDTAC97 (1UL << (IRQ_WDT - IRQ_EINT0))
78#define SUBMSK_WDTAC97 INTMSK(IRQ_S3C2443_WDT, IRQ_S3C2443_AC97)
79
57436c2d 80static void s3c2416_irq_wdtac97_mask(struct irq_data *data)
f1290a49 81{
57436c2d 82 s3c_irqsub_mask(data->irq, INTMSK_WDTAC97, SUBMSK_WDTAC97);
f1290a49
YK
83}
84
57436c2d 85static void s3c2416_irq_wdtac97_unmask(struct irq_data *data)
f1290a49 86{
57436c2d 87 s3c_irqsub_unmask(data->irq, INTMSK_WDTAC97);
f1290a49
YK
88}
89
57436c2d 90static void s3c2416_irq_wdtac97_ack(struct irq_data *data)
f1290a49 91{
57436c2d 92 s3c_irqsub_maskack(data->irq, INTMSK_WDTAC97, SUBMSK_WDTAC97);
f1290a49
YK
93}
94
95static struct irq_chip s3c2416_irq_wdtac97 = {
57436c2d
LB
96 .irq_mask = s3c2416_irq_wdtac97_mask,
97 .irq_unmask = s3c2416_irq_wdtac97_unmask,
98 .irq_ack = s3c2416_irq_wdtac97_ack,
f1290a49
YK
99};
100
f1290a49
YK
101/* LCD sub interrupts */
102
103static void s3c2416_irq_demux_lcd(unsigned int irq, struct irq_desc *desc)
104{
105 s3c2416_irq_demux(IRQ_S3C2443_LCD1, 4);
106}
107
108#define INTMSK_LCD (1UL << (IRQ_LCD - IRQ_EINT0))
109#define SUBMSK_LCD INTMSK(IRQ_S3C2443_LCD1, IRQ_S3C2443_LCD4)
110
57436c2d 111static void s3c2416_irq_lcd_mask(struct irq_data *data)
f1290a49 112{
57436c2d 113 s3c_irqsub_mask(data->irq, INTMSK_LCD, SUBMSK_LCD);
f1290a49
YK
114}
115
57436c2d 116static void s3c2416_irq_lcd_unmask(struct irq_data *data)
f1290a49 117{
57436c2d 118 s3c_irqsub_unmask(data->irq, INTMSK_LCD);
f1290a49
YK
119}
120
57436c2d 121static void s3c2416_irq_lcd_ack(struct irq_data *data)
f1290a49 122{
57436c2d 123 s3c_irqsub_maskack(data->irq, INTMSK_LCD, SUBMSK_LCD);
f1290a49
YK
124}
125
126static struct irq_chip s3c2416_irq_lcd = {
57436c2d
LB
127 .irq_mask = s3c2416_irq_lcd_mask,
128 .irq_unmask = s3c2416_irq_lcd_unmask,
129 .irq_ack = s3c2416_irq_lcd_ack,
f1290a49
YK
130};
131
f1290a49
YK
132/* DMA sub interrupts */
133
134static void s3c2416_irq_demux_dma(unsigned int irq, struct irq_desc *desc)
135{
136 s3c2416_irq_demux(IRQ_S3C2443_DMA0, 6);
137}
138
139#define INTMSK_DMA (1UL << (IRQ_S3C2443_DMA - IRQ_EINT0))
140#define SUBMSK_DMA INTMSK(IRQ_S3C2443_DMA0, IRQ_S3C2443_DMA5)
141
142
57436c2d 143static void s3c2416_irq_dma_mask(struct irq_data *data)
f1290a49 144{
57436c2d 145 s3c_irqsub_mask(data->irq, INTMSK_DMA, SUBMSK_DMA);
f1290a49
YK
146}
147
57436c2d 148static void s3c2416_irq_dma_unmask(struct irq_data *data)
f1290a49 149{
57436c2d 150 s3c_irqsub_unmask(data->irq, INTMSK_DMA);
f1290a49
YK
151}
152
57436c2d 153static void s3c2416_irq_dma_ack(struct irq_data *data)
f1290a49 154{
57436c2d 155 s3c_irqsub_maskack(data->irq, INTMSK_DMA, SUBMSK_DMA);
f1290a49
YK
156}
157
158static struct irq_chip s3c2416_irq_dma = {
57436c2d
LB
159 .irq_mask = s3c2416_irq_dma_mask,
160 .irq_unmask = s3c2416_irq_dma_unmask,
161 .irq_ack = s3c2416_irq_dma_ack,
f1290a49
YK
162};
163
f1290a49
YK
164/* UART3 sub interrupts */
165
166static void s3c2416_irq_demux_uart3(unsigned int irq, struct irq_desc *desc)
167{
18ad782c 168 s3c2416_irq_demux(IRQ_S3C2443_RX3, 3);
f1290a49
YK
169}
170
171#define INTMSK_UART3 (1UL << (IRQ_S3C2443_UART3 - IRQ_EINT0))
35bbcfe6 172#define SUBMSK_UART3 (0x7 << (IRQ_S3C2443_RX3 - S3C2410_IRQSUB(0)))
f1290a49 173
57436c2d 174static void s3c2416_irq_uart3_mask(struct irq_data *data)
f1290a49 175{
57436c2d 176 s3c_irqsub_mask(data->irq, INTMSK_UART3, SUBMSK_UART3);
f1290a49
YK
177}
178
57436c2d 179static void s3c2416_irq_uart3_unmask(struct irq_data *data)
f1290a49 180{
57436c2d 181 s3c_irqsub_unmask(data->irq, INTMSK_UART3);
f1290a49
YK
182}
183
57436c2d 184static void s3c2416_irq_uart3_ack(struct irq_data *data)
f1290a49 185{
57436c2d 186 s3c_irqsub_maskack(data->irq, INTMSK_UART3, SUBMSK_UART3);
f1290a49
YK
187}
188
189static struct irq_chip s3c2416_irq_uart3 = {
57436c2d
LB
190 .irq_mask = s3c2416_irq_uart3_mask,
191 .irq_unmask = s3c2416_irq_uart3_unmask,
192 .irq_ack = s3c2416_irq_uart3_ack,
f1290a49
YK
193};
194
f1290a49
YK
195/* IRQ initialisation code */
196
197static int __init s3c2416_add_sub(unsigned int base,
198 void (*demux)(unsigned int,
199 struct irq_desc *),
200 struct irq_chip *chip,
201 unsigned int start, unsigned int end)
202{
203 unsigned int irqno;
204
f38c02f3 205 irq_set_chip_and_handler(base, &s3c_irq_level_chip, handle_level_irq);
6845664a 206 irq_set_chained_handler(base, demux);
f1290a49
YK
207
208 for (irqno = start; irqno <= end; irqno++) {
f38c02f3 209 irq_set_chip_and_handler(irqno, chip, handle_level_irq);
f1290a49
YK
210 set_irq_flags(irqno, IRQF_VALID);
211 }
212
213 return 0;
214}
215
4a858cfc 216static int __init s3c2416_irq_add(struct device *dev)
f1290a49
YK
217{
218 printk(KERN_INFO "S3C2416: IRQ Support\n");
219
220 s3c2416_add_sub(IRQ_LCD, s3c2416_irq_demux_lcd, &s3c2416_irq_lcd,
221 IRQ_S3C2443_LCD2, IRQ_S3C2443_LCD4);
222
223 s3c2416_add_sub(IRQ_S3C2443_DMA, s3c2416_irq_demux_dma,
224 &s3c2416_irq_dma, IRQ_S3C2443_DMA0, IRQ_S3C2443_DMA5);
225
226 s3c2416_add_sub(IRQ_S3C2443_UART3, s3c2416_irq_demux_uart3,
227 &s3c2416_irq_uart3,
228 IRQ_S3C2443_RX3, IRQ_S3C2443_ERR3);
229
230 s3c2416_add_sub(IRQ_WDT, s3c2416_irq_demux_wdtac97,
231 &s3c2416_irq_wdtac97,
232 IRQ_S3C2443_WDT, IRQ_S3C2443_AC97);
233
234 return 0;
235}
236
4a858cfc
KS
237static struct subsys_interface s3c2416_irq_interface = {
238 .name = "s3c2416_irq",
239 .subsys = &s3c2416_subsys,
240 .add_dev = s3c2416_irq_add,
f1290a49
YK
241};
242
243static int __init s3c2416_irq_init(void)
244{
4a858cfc 245 return subsys_interface_register(&s3c2416_irq_interface);
f1290a49
YK
246}
247
248arch_initcall(s3c2416_irq_init);
249