x86/tsc: Read all ratio bits from MSR_PLATFORM_INFO
[linux-2.6-block.git] / arch / arm / mach-omap2 / serial.c
CommitLineData
1dbae815 1/*
f30c2269 2 * arch/arm/mach-omap2/serial.c
1dbae815
TL
3 *
4 * OMAP2 serial support.
5 *
6e81176d 6 * Copyright (C) 2005-2008 Nokia Corporation
1dbae815
TL
7 * Author: Paul Mundt <paul.mundt@nokia.com>
8 *
4af4016c
KH
9 * Major rework for PM support by Kevin Hilman
10 *
1dbae815
TL
11 * Based off of arch/arm/mach-omap/omap1/serial.c
12 *
44169075
SS
13 * Copyright (C) 2009 Texas Instruments
14 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com
15 *
1dbae815
TL
16 * This file is subject to the terms and conditions of the GNU General Public
17 * License. See the file "COPYING" in the main directory of this archive
18 * for more details.
19 */
20#include <linux/kernel.h>
21#include <linux/init.h>
f8ce2547 22#include <linux/clk.h>
fced80c7 23#include <linux/io.h>
e03d37d8 24#include <linux/delay.h>
6f251e9d
KH
25#include <linux/platform_device.h>
26#include <linux/slab.h>
3244fcd2 27#include <linux/pm_runtime.h>
0d8e2d0d 28#include <linux/console.h>
45c3eb7d 29#include <linux/omap-dma.h>
d9ba5737 30#include <linux/platform_data/serial-omap.h>
4af4016c 31
2a296c8f
TL
32#include "common.h"
33#include "omap_hwmod.h"
34#include "omap_device.h"
1d5aef49 35#include "omap-pm.h"
e4c060db 36#include "soc.h"
59fb659b 37#include "prm2xxx_3xxx.h"
4af4016c 38#include "pm.h"
59fb659b 39#include "cm2xxx_3xxx.h"
4af4016c 40#include "prm-regbits-34xx.h"
4814ced5 41#include "control.h"
40e44399 42#include "mux.h"
3d82cbbb 43#include "serial.h"
4af4016c 44
301fe8ee 45/*
c86845db
D
46 * NOTE: By default the serial auto_suspend timeout is disabled as it causes
47 * lost characters over the serial ports. This means that the UART clocks will
48 * stay on until power/autosuspend_delay is set for the uart from sysfs.
49 * This also causes that any deeper omap sleep states are blocked.
301fe8ee 50 */
c86845db 51#define DEFAULT_AUTOSUSPEND_DELAY -1
4af4016c 52
6f251e9d
KH
53#define MAX_UART_HWMOD_NAME_LEN 16
54
4af4016c
KH
55struct omap_uart_state {
56 int num;
4af4016c 57
4af4016c 58 struct list_head node;
6f251e9d 59 struct omap_hwmod *oh;
91930652 60 struct omap_device_pad default_omap_uart_pads[2];
4af4016c
KH
61};
62
4af4016c 63static LIST_HEAD(uart_list);
6f251e9d 64static u8 num_uarts;
8612bd22 65static u8 console_uart_id = -1;
36fc2d15 66static u8 uart_debug;
1dbae815 67
a9e210e0 68#define DEFAULT_RXDMA_POLLRATE 1 /* RX DMA polling rate (us) */
c86845db 69#define DEFAULT_RXDMA_BUFSIZE 4096 /* RX DMA buffer size */
a9e210e0 70#define DEFAULT_RXDMA_TIMEOUT (3 * HZ)/* RX DMA timeout (jiffies) */
c86845db
D
71
72static struct omap_uart_port_info omap_serial_default_info[] __initdata = {
73 {
74 .dma_enabled = false,
75 .dma_rx_buf_size = DEFAULT_RXDMA_BUFSIZE,
a9e210e0 76 .dma_rx_poll_rate = DEFAULT_RXDMA_POLLRATE,
c86845db
D
77 .dma_rx_timeout = DEFAULT_RXDMA_TIMEOUT,
78 .autosuspend_timeout = DEFAULT_AUTOSUSPEND_DELAY,
79 },
80};
81
4af4016c 82#ifdef CONFIG_PM
d8ee4ea6 83static void omap_uart_enable_wakeup(struct device *dev, bool enable)
4af4016c 84{
d8ee4ea6 85 struct platform_device *pdev = to_platform_device(dev);
62f3ec5f 86 struct omap_device *od = to_omap_device(pdev);
4af4016c 87
62f3ec5f
G
88 if (!od)
89 return;
4af4016c 90
62f3ec5f
G
91 if (enable)
92 omap_hwmod_enable_wakeup(od->hwmods[0]);
93 else
94 omap_hwmod_disable_wakeup(od->hwmods[0]);
ba87a9be
JH
95}
96
4af4016c 97#else
d8ee4ea6 98static void omap_uart_enable_wakeup(struct device *dev, bool enable)
62f3ec5f 99{}
4af4016c
KH
100#endif /* CONFIG_PM */
101
7496ba30 102#ifdef CONFIG_OMAP_MUX
91930652
G
103
104#define OMAP_UART_DEFAULT_PAD_NAME_LEN 28
105static char rx_pad_name[OMAP_UART_DEFAULT_PAD_NAME_LEN],
106 tx_pad_name[OMAP_UART_DEFAULT_PAD_NAME_LEN] __initdata;
107
108static void __init
109omap_serial_fill_uart_tx_rx_pads(struct omap_board_data *bdata,
110 struct omap_uart_state *uart)
111{
112 uart->default_omap_uart_pads[0].name = rx_pad_name;
113 uart->default_omap_uart_pads[0].flags = OMAP_DEVICE_PAD_REMUX |
114 OMAP_DEVICE_PAD_WAKEUP;
115 uart->default_omap_uart_pads[0].enable = OMAP_PIN_INPUT |
116 OMAP_MUX_MODE0;
117 uart->default_omap_uart_pads[0].idle = OMAP_PIN_INPUT | OMAP_MUX_MODE0;
118 uart->default_omap_uart_pads[1].name = tx_pad_name;
119 uart->default_omap_uart_pads[1].enable = OMAP_PIN_OUTPUT |
120 OMAP_MUX_MODE0;
121 bdata->pads = uart->default_omap_uart_pads;
122 bdata->pads_cnt = ARRAY_SIZE(uart->default_omap_uart_pads);
123}
124
125static void __init omap_serial_check_wakeup(struct omap_board_data *bdata,
126 struct omap_uart_state *uart)
7496ba30 127{
91930652
G
128 struct omap_mux_partition *tx_partition = NULL, *rx_partition = NULL;
129 struct omap_mux *rx_mux = NULL, *tx_mux = NULL;
130 char *rx_fmt, *tx_fmt;
131 int uart_nr = bdata->id + 1;
132
133 if (bdata->id != 2) {
134 rx_fmt = "uart%d_rx.uart%d_rx";
135 tx_fmt = "uart%d_tx.uart%d_tx";
136 } else {
137 rx_fmt = "uart%d_rx_irrx.uart%d_rx_irrx";
138 tx_fmt = "uart%d_tx_irtx.uart%d_tx_irtx";
139 }
140
141 snprintf(rx_pad_name, OMAP_UART_DEFAULT_PAD_NAME_LEN, rx_fmt,
142 uart_nr, uart_nr);
143 snprintf(tx_pad_name, OMAP_UART_DEFAULT_PAD_NAME_LEN, tx_fmt,
144 uart_nr, uart_nr);
145
146 if (omap_mux_get_by_name(rx_pad_name, &rx_partition, &rx_mux) >= 0 &&
147 omap_mux_get_by_name
148 (tx_pad_name, &tx_partition, &tx_mux) >= 0) {
149 u16 tx_mode, rx_mode;
150
151 tx_mode = omap_mux_read(tx_partition, tx_mux->reg_offset);
152 rx_mode = omap_mux_read(rx_partition, rx_mux->reg_offset);
153
154 /*
155 * Check if uart is used in default tx/rx mode i.e. in mux mode0
156 * if yes then configure rx pin for wake up capability
157 */
158 if (OMAP_MODE_UART(rx_mode) && OMAP_MODE_UART(tx_mode))
159 omap_serial_fill_uart_tx_rx_pads(bdata, uart);
160 }
7496ba30
G
161}
162#else
91930652
G
163static void __init omap_serial_check_wakeup(struct omap_board_data *bdata,
164 struct omap_uart_state *uart)
165{
166}
7496ba30
G
167#endif
168
8c3d4534 169static char *cmdline_find_option(char *str)
8612bd22
G
170{
171 extern char *saved_command_line;
172
173 return strstr(saved_command_line, str);
174}
175
3e16f925 176static int __init omap_serial_early_init(void)
1dbae815 177{
82702ea1
TL
178 if (of_have_populated_dt())
179 return -ENODEV;
180
6f251e9d
KH
181 do {
182 char oh_name[MAX_UART_HWMOD_NAME_LEN];
183 struct omap_hwmod *oh;
184 struct omap_uart_state *uart;
8612bd22 185 char uart_name[MAX_UART_HWMOD_NAME_LEN];
21b90340 186
6f251e9d 187 snprintf(oh_name, MAX_UART_HWMOD_NAME_LEN,
969996a5 188 "uart%d", num_uarts + 1);
6f251e9d
KH
189 oh = omap_hwmod_lookup(oh_name);
190 if (!oh)
191 break;
192
193 uart = kzalloc(sizeof(struct omap_uart_state), GFP_KERNEL);
194 if (WARN_ON(!uart))
3e16f925 195 return -ENODEV;
1dbae815 196
6f251e9d 197 uart->oh = oh;
969996a5 198 uart->num = num_uarts++;
6f251e9d 199 list_add_tail(&uart->node, &uart_list);
8612bd22
G
200 snprintf(uart_name, MAX_UART_HWMOD_NAME_LEN,
201 "%s%d", OMAP_SERIAL_NAME, uart->num);
202
203 if (cmdline_find_option(uart_name)) {
204 console_uart_id = uart->num;
08f86b3e 205
026df6ca 206 if (console_loglevel >= CONSOLE_LOGLEVEL_DEBUG) {
36fc2d15 207 uart_debug = true;
7852ec05
PW
208 pr_info("%s used as console in debug mode: uart%d clocks will not be gated",
209 uart_name, uart->num);
36fc2d15 210 }
8612bd22 211 }
6f251e9d 212 } while (1);
3e16f925
TL
213
214 return 0;
b3c6df3a 215}
8dd5ea72 216omap_postcore_initcall(omap_serial_early_init);
b3c6df3a 217
f62349ee
MW
218/**
219 * omap_serial_init_port() - initialize single serial port
40e44399 220 * @bdata: port specific board data pointer
c86845db 221 * @info: platform specific data pointer
f62349ee 222 *
40e44399 223 * This function initialies serial driver for given port only.
f62349ee
MW
224 * Platforms can call this function instead of omap_serial_init()
225 * if they don't plan to use all available UARTs as serial ports.
226 *
227 * Don't mix calls to omap_serial_init_port() and omap_serial_init(),
228 * use only one of the two.
229 */
c86845db
D
230void __init omap_serial_init_port(struct omap_board_data *bdata,
231 struct omap_uart_port_info *info)
b3c6df3a 232{
f62349ee 233 struct omap_uart_state *uart;
6f251e9d 234 struct omap_hwmod *oh;
3528c58e 235 struct platform_device *pdev;
6f251e9d
KH
236 void *pdata = NULL;
237 u32 pdata_size = 0;
238 char *name;
6f251e9d 239 struct omap_uart_port_info omap_up;
970a724d 240
40e44399 241 if (WARN_ON(!bdata))
6f251e9d 242 return;
40e44399
TL
243 if (WARN_ON(bdata->id < 0))
244 return;
245 if (WARN_ON(bdata->id >= num_uarts))
e88d556d 246 return;
f62349ee 247
6f251e9d 248 list_for_each_entry(uart, &uart_list, node)
40e44399 249 if (bdata->id == uart->num)
6f251e9d 250 break;
c86845db
D
251 if (!info)
252 info = omap_serial_default_info;
f2eeeae0 253
6f251e9d 254 oh = uart->oh;
1349ba02 255 name = OMAP_SERIAL_DRIVER_NAME;
6f251e9d 256
c86845db 257 omap_up.dma_enabled = info->dma_enabled;
6f251e9d 258 omap_up.uartclk = OMAP24XX_BASE_BAUD * 16;
273558b3 259 omap_up.flags = UPF_BOOT_AUTOCONF;
ec3bebc6 260 omap_up.get_context_loss_count = omap_pm_get_dev_context_loss_count;
62f3ec5f 261 omap_up.enable_wakeup = omap_uart_enable_wakeup;
c86845db
D
262 omap_up.dma_rx_buf_size = info->dma_rx_buf_size;
263 omap_up.dma_rx_timeout = info->dma_rx_timeout;
a9e210e0 264 omap_up.dma_rx_poll_rate = info->dma_rx_poll_rate;
c86845db 265 omap_up.autosuspend_timeout = info->autosuspend_timeout;
94734749 266
6f251e9d
KH
267 pdata = &omap_up;
268 pdata_size = sizeof(struct omap_uart_port_info);
6f251e9d
KH
269
270 if (WARN_ON(!oh))
271 return;
272
c1d1cd59 273 pdev = omap_device_build(name, uart->num, oh, pdata, pdata_size);
a032d33b
PW
274 if (IS_ERR(pdev)) {
275 WARN(1, "Could not build omap_device for %s: %s.\n", name,
276 oh->name);
277 return;
278 }
6f251e9d 279
40e44399
TL
280 oh->mux = omap_hwmod_mux_init(bdata->pads, bdata->pads_cnt);
281
44b1d42a
KH
282 if (console_uart_id == bdata->id) {
283 omap_device_enable(pdev);
284 pm_runtime_set_active(&pdev->dev);
285 }
286
6f251e9d
KH
287 oh->dev_attr = uart;
288
36fc2d15
G
289 if (((cpu_is_omap34xx() || cpu_is_omap44xx()) && bdata->pads)
290 && !uart_debug)
3528c58e 291 device_init_wakeup(&pdev->dev, true);
f62349ee
MW
292}
293
294/**
c86845db
D
295 * omap_serial_board_init() - initialize all supported serial ports
296 * @info: platform specific data pointer
f62349ee
MW
297 *
298 * Initializes all available UARTs as serial ports. Platforms
299 * can call this function when they want to have default behaviour
300 * for serial ports (e.g initialize them all as serial ports).
301 */
c86845db 302void __init omap_serial_board_init(struct omap_uart_port_info *info)
f62349ee 303{
6f251e9d 304 struct omap_uart_state *uart;
40e44399 305 struct omap_board_data bdata;
f62349ee 306
40e44399
TL
307 list_for_each_entry(uart, &uart_list, node) {
308 bdata.id = uart->num;
309 bdata.flags = 0;
310 bdata.pads = NULL;
311 bdata.pads_cnt = 0;
7496ba30 312
91930652 313 omap_serial_check_wakeup(&bdata, uart);
7496ba30 314
c86845db
D
315 if (!info)
316 omap_serial_init_port(&bdata, NULL);
317 else
318 omap_serial_init_port(&bdata, &info[uart->num]);
40e44399 319 }
1dbae815 320}
c86845db
D
321
322/**
323 * omap_serial_init() - initialize all supported serial ports
324 *
325 * Initializes all available UARTs.
326 * Platforms can call this function when they want to have default behaviour
327 * for serial ports (e.g initialize them all as serial ports).
328 */
329void __init omap_serial_init(void)
330{
331 omap_serial_board_init(NULL);
332}