Commit | Line | Data |
---|---|---|
d2912cb1 | 1 | // SPDX-License-Identifier: GPL-2.0-only |
9717100f PW |
2 | /* |
3 | * OMAP2/3 common powerdomain definitions | |
4 | * | |
8179488a | 5 | * Copyright (C) 2007-2008, 2011 Texas Instruments, Inc. |
cad7a34b | 6 | * Copyright (C) 2007-2011 Nokia Corporation |
9717100f | 7 | * |
6e01478a | 8 | * Paul Walmsley, Jouni Högander |
9717100f PW |
9 | */ |
10 | ||
9717100f PW |
11 | /* |
12 | * The names for the DSP/IVA2 powerdomains are confusing. | |
13 | * | |
14 | * Most OMAP chips have an on-board DSP. | |
15 | * | |
16 | * On the 2420, this is a 'C55 DSP called, simply, the DSP. Its | |
17 | * powerdomain is called the "DSP power domain." On the 2430, the | |
55ed9694 PW |
18 | * on-board DSP is a 'C64 DSP, now called (along with its hardware |
19 | * accelerators) the IVA2 or IVA2.1. Its powerdomain is still called | |
20 | * the "DSP power domain." On the 3430, the DSP is a 'C64 DSP like the | |
21 | * 2430, also known as the IVA2; but its powerdomain is now called the | |
22 | * "IVA2 power domain." | |
9717100f PW |
23 | * |
24 | * The 2420 also has something called the IVA, which is a separate ARM | |
25 | * core, and has nothing to do with the DSP/IVA2. | |
26 | * | |
27 | * Ideally the DSP/IVA2 could just be the same powerdomain, but the PRCM | |
28 | * address offset is different between the C55 and C64 DSPs. | |
9717100f PW |
29 | */ |
30 | ||
72e06d08 | 31 | #include "powerdomain.h" |
9717100f PW |
32 | |
33 | #include "prcm-common.h" | |
34 | #include "prm.h" | |
6e01478a | 35 | |
55ed9694 | 36 | /* OMAP2/3-common powerdomains */ |
9717100f | 37 | |
9717100f PW |
38 | /* |
39 | * The GFX powerdomain is not present on 3430ES2, but currently we do not | |
40 | * have a macro to filter it out at compile-time. | |
41 | */ | |
6e01478a | 42 | struct powerdomain gfx_omap2_pwrdm = { |
9717100f PW |
43 | .name = "gfx_pwrdm", |
44 | .prcm_offs = GFX_MOD, | |
9717100f | 45 | .pwrsts = PWRSTS_OFF_RET_ON, |
4cb49fec | 46 | .pwrsts_logic_ret = PWRSTS_RET, |
9717100f PW |
47 | .banks = 1, |
48 | .pwrsts_mem_ret = { | |
4cb49fec | 49 | [0] = PWRSTS_RET, /* MEMRETSTATE */ |
9717100f PW |
50 | }, |
51 | .pwrsts_mem_on = { | |
4cb49fec | 52 | [0] = PWRSTS_ON, /* MEMONSTATE */ |
9717100f | 53 | }, |
562e54d1 | 54 | .voltdm = { .name = "core" }, |
9717100f PW |
55 | }; |
56 | ||
6e01478a | 57 | struct powerdomain wkup_omap2_pwrdm = { |
9717100f PW |
58 | .name = "wkup_pwrdm", |
59 | .prcm_offs = WKUP_MOD, | |
cad7a34b | 60 | .pwrsts = PWRSTS_ON, |
562e54d1 | 61 | .voltdm = { .name = "wakeup" }, |
9717100f | 62 | }; |