Commit | Line | Data |
---|---|---|
1dbae815 TL |
1 | /* |
2 | * linux/arch/arm/mach-omap/omap2/irq.c | |
3 | * | |
4 | * Interrupt handler for OMAP2 boards. | |
5 | * | |
6 | * Copyright (C) 2005 Nokia Corporation | |
7 | * Author: Paul Mundt <paul.mundt@nokia.com> | |
8 | * | |
9 | * This file is subject to the terms and conditions of the GNU General Public | |
10 | * License. See the file "COPYING" in the main directory of this archive | |
11 | * for more details. | |
12 | */ | |
13 | #include <linux/kernel.h> | |
14 | #include <linux/init.h> | |
1dbae815 TL |
15 | #include <linux/interrupt.h> |
16 | #include <asm/hardware.h> | |
17 | #include <asm/mach/irq.h> | |
18 | #include <asm/irq.h> | |
19 | #include <asm/io.h> | |
20 | ||
21 | #define INTC_REVISION 0x0000 | |
22 | #define INTC_SYSCONFIG 0x0010 | |
23 | #define INTC_SYSSTATUS 0x0014 | |
24 | #define INTC_CONTROL 0x0048 | |
25 | #define INTC_MIR_CLEAR0 0x0088 | |
26 | #define INTC_MIR_SET0 0x008c | |
27 | ||
28 | /* | |
29 | * OMAP2 has a number of different interrupt controllers, each interrupt | |
30 | * controller is identified as its own "bank". Register definitions are | |
31 | * fairly consistent for each bank, but not all registers are implemented | |
32 | * for each bank.. when in doubt, consult the TRM. | |
33 | */ | |
34 | static struct omap_irq_bank { | |
35 | unsigned long base_reg; | |
36 | unsigned int nr_irqs; | |
37 | } __attribute__ ((aligned(4))) irq_banks[] = { | |
38 | { | |
39 | /* MPU INTC */ | |
40 | .base_reg = OMAP24XX_IC_BASE, | |
41 | .nr_irqs = 96, | |
42 | }, { | |
43 | /* XXX: DSP INTC */ | |
44 | ||
45 | #if 0 | |
46 | /* | |
47 | * Commented out for now until we fix the IVA clocking | |
48 | */ | |
49 | #ifdef CONFIG_ARCH_OMAP2420 | |
50 | }, { | |
51 | /* IVA INTC (2420 only) */ | |
52 | .base_reg = OMAP24XX_IVA_INTC_BASE, | |
53 | .nr_irqs = 16, /* Actually 32, but only 16 are used */ | |
54 | #endif | |
55 | #endif | |
56 | } | |
57 | }; | |
58 | ||
59 | /* XXX: FIQ and additional INTC support (only MPU at the moment) */ | |
60 | static void omap_ack_irq(unsigned int irq) | |
61 | { | |
62 | omap_writel(0x1, irq_banks[0].base_reg + INTC_CONTROL); | |
63 | } | |
64 | ||
65 | static void omap_mask_irq(unsigned int irq) | |
66 | { | |
67 | int offset = (irq >> 5) << 5; | |
68 | ||
69 | if (irq >= 64) { | |
70 | irq %= 64; | |
71 | } else if (irq >= 32) { | |
72 | irq %= 32; | |
73 | } | |
74 | ||
75 | omap_writel(1 << irq, irq_banks[0].base_reg + INTC_MIR_SET0 + offset); | |
76 | } | |
77 | ||
78 | static void omap_unmask_irq(unsigned int irq) | |
79 | { | |
80 | int offset = (irq >> 5) << 5; | |
81 | ||
82 | if (irq >= 64) { | |
83 | irq %= 64; | |
84 | } else if (irq >= 32) { | |
85 | irq %= 32; | |
86 | } | |
87 | ||
88 | omap_writel(1 << irq, irq_banks[0].base_reg + INTC_MIR_CLEAR0 + offset); | |
89 | } | |
90 | ||
91 | static void omap_mask_ack_irq(unsigned int irq) | |
92 | { | |
93 | omap_mask_irq(irq); | |
94 | omap_ack_irq(irq); | |
95 | } | |
96 | ||
38c677cb DB |
97 | static struct irq_chip omap_irq_chip = { |
98 | .name = "INTC", | |
1dbae815 TL |
99 | .ack = omap_mask_ack_irq, |
100 | .mask = omap_mask_irq, | |
101 | .unmask = omap_unmask_irq, | |
102 | }; | |
103 | ||
104 | static void __init omap_irq_bank_init_one(struct omap_irq_bank *bank) | |
105 | { | |
106 | unsigned long tmp; | |
107 | ||
108 | tmp = omap_readl(bank->base_reg + INTC_REVISION) & 0xff; | |
109 | printk(KERN_INFO "IRQ: Found an INTC at 0x%08lx " | |
110 | "(revision %ld.%ld) with %d interrupts\n", | |
111 | bank->base_reg, tmp >> 4, tmp & 0xf, bank->nr_irqs); | |
112 | ||
113 | tmp = omap_readl(bank->base_reg + INTC_SYSCONFIG); | |
114 | tmp |= 1 << 1; /* soft reset */ | |
115 | omap_writel(tmp, bank->base_reg + INTC_SYSCONFIG); | |
116 | ||
117 | while (!(omap_readl(bank->base_reg + INTC_SYSSTATUS) & 0x1)) | |
118 | /* Wait for reset to complete */; | |
119 | } | |
120 | ||
121 | void __init omap_init_irq(void) | |
122 | { | |
123 | unsigned long nr_irqs = 0; | |
124 | unsigned int nr_banks = 0; | |
125 | int i; | |
126 | ||
127 | for (i = 0; i < ARRAY_SIZE(irq_banks); i++) { | |
128 | struct omap_irq_bank *bank = irq_banks + i; | |
129 | ||
130 | /* XXX */ | |
131 | if (!bank->base_reg) | |
132 | continue; | |
133 | ||
134 | omap_irq_bank_init_one(bank); | |
135 | ||
136 | nr_irqs += bank->nr_irqs; | |
137 | nr_banks++; | |
138 | } | |
139 | ||
140 | printk(KERN_INFO "Total of %ld interrupts on %d active controller%s\n", | |
141 | nr_irqs, nr_banks, nr_banks > 1 ? "s" : ""); | |
142 | ||
143 | for (i = 0; i < nr_irqs; i++) { | |
144 | set_irq_chip(i, &omap_irq_chip); | |
145 | set_irq_handler(i, do_level_IRQ); | |
146 | set_irq_flags(i, IRQF_VALID); | |
147 | } | |
148 | } | |
149 |