Merge tag 'ext4_for_linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tytso...
[linux-block.git] / arch / arm / mach-omap2 / clockdomain.h
CommitLineData
d2912cb1 1/* SPDX-License-Identifier: GPL-2.0-only */
d459bfe0 2/*
d459bfe0
PW
3 * OMAP2/3 clockdomain framework functions
4 *
b71c7217 5 * Copyright (C) 2008, 2012 Texas Instruments, Inc.
570b54c7 6 * Copyright (C) 2008-2011 Nokia Corporation
d459bfe0 7 *
dc0b3a70 8 * Paul Walmsley
d459bfe0
PW
9 */
10
1540f214
PW
11#ifndef __ARCH_ARM_MACH_OMAP2_CLOCKDOMAIN_H
12#define __ARCH_ARM_MACH_OMAP2_CLOCKDOMAIN_H
d459bfe0 13
dc0b3a70
PW
14#include <linux/init.h>
15
72e06d08 16#include "powerdomain.h"
a135eaae 17#include "clock.h"
d459bfe0 18
570b54c7
PW
19/*
20 * Clockdomain flags
21 *
22 * XXX Document CLKDM_CAN_* flags
23 *
24 * CLKDM_NO_AUTODEPS: Prevent "autodeps" from being added/removed from this
25 * clockdomain. (Currently, this applies to OMAP3 clockdomains only.)
006c7f18
PW
26 * CLKDM_ACTIVE_WITH_MPU: The PRCM guarantees that this clockdomain is
27 * active whenever the MPU is active. True for interconnects and
28 * the WKUP clockdomains.
b71c7217
PW
29 * CLKDM_MISSING_IDLE_REPORTING: The idle status of the IP blocks and
30 * clocks inside this clockdomain are not taken into account by
31 * the PRCM when determining whether the clockdomain is idle.
32 * Without this flag, if the clockdomain is set to
33 * hardware-supervised idle mode, the PRCM may transition the
34 * enclosing powerdomain to a low power state, even when devices
35 * inside the clockdomain and powerdomain are in use. (An example
36 * of such a clockdomain is the EMU clockdomain on OMAP3/4.) If
37 * this flag is set, and the clockdomain does not support the
38 * force-sleep mode, then the HW_AUTO mode will be used to put the
39 * clockdomain to sleep. Similarly, if the clockdomain supports
40 * the force-wakeup mode, then it will be used whenever a clock or
41 * IP block inside the clockdomain is active, rather than the
42 * HW_AUTO mode.
570b54c7 43 */
d459bfe0
PW
44#define CLKDM_CAN_FORCE_SLEEP (1 << 0)
45#define CLKDM_CAN_FORCE_WAKEUP (1 << 1)
46#define CLKDM_CAN_ENABLE_AUTO (1 << 2)
47#define CLKDM_CAN_DISABLE_AUTO (1 << 3)
570b54c7 48#define CLKDM_NO_AUTODEPS (1 << 4)
006c7f18 49#define CLKDM_ACTIVE_WITH_MPU (1 << 5)
b71c7217 50#define CLKDM_MISSING_IDLE_REPORTING (1 << 6)
d459bfe0
PW
51
52#define CLKDM_CAN_HWSUP (CLKDM_CAN_ENABLE_AUTO | CLKDM_CAN_DISABLE_AUTO)
53#define CLKDM_CAN_SWSUP (CLKDM_CAN_FORCE_SLEEP | CLKDM_CAN_FORCE_WAKEUP)
54#define CLKDM_CAN_HWSUP_SWSUP (CLKDM_CAN_SWSUP | CLKDM_CAN_HWSUP)
55
f0271d65
PW
56/**
57 * struct clkdm_autodep - clkdm deps to add when entering/exiting hwsup mode
58 * @clkdm: clockdomain to add wkdep+sleepdep on - set name member only
f0271d65
PW
59 *
60 * A clockdomain that should have wkdeps and sleepdeps added when a
61 * clockdomain should stay active in hwsup mode; and conversely,
62 * removed when the clockdomain should be allowed to go inactive in
63 * hwsup mode.
64 *
65 * Autodeps are deprecated and should be removed after
66 * omap_hwmod-based fine-grained module idle control is added.
d459bfe0 67 */
55ed9694 68struct clkdm_autodep {
5b74c676 69 union {
5b74c676 70 const char *name;
55ed9694
PW
71 struct clockdomain *ptr;
72 } clkdm;
d459bfe0
PW
73};
74
f0271d65
PW
75/**
76 * struct clkdm_dep - encode dependencies between clockdomains
77 * @clkdm_name: clockdomain name
78 * @clkdm: pointer to the struct clockdomain of @clkdm_name
f0271d65
PW
79 * @wkdep_usecount: Number of wakeup dependencies causing this clkdm to wake
80 * @sleepdep_usecount: Number of sleep deps that could prevent clkdm from idle
81 *
82 * Statically defined. @clkdm is resolved from @clkdm_name at runtime and
83 * should not be pre-initialized.
84 *
85 * XXX Should also include hardware (fixed) dependencies.
86 */
55ed9694 87struct clkdm_dep {
55ed9694 88 const char *clkdm_name;
55ed9694 89 struct clockdomain *clkdm;
92493870
PW
90 s16 wkdep_usecount;
91 s16 sleepdep_usecount;
55ed9694
PW
92};
93
32a363c0
PW
94/* Possible flags for struct clockdomain._flags */
95#define _CLKDM_FLAG_HWSUP_ENABLED BIT(0)
96
4794208c
TK
97struct omap_hwmod;
98
f0271d65
PW
99/**
100 * struct clockdomain - OMAP clockdomain
101 * @name: clockdomain name
102 * @pwrdm: powerdomain containing this clockdomain
103 * @clktrctrl_reg: CLKSTCTRL reg for the given clock domain
104 * @clktrctrl_mask: CLKTRCTRL/AUTOSTATE field mask in CM_CLKSTCTRL reg
105 * @flags: Clockdomain capability flags
32a363c0 106 * @_flags: Flags for use only by internal clockdomain code
f0271d65 107 * @dep_bit: Bit shift of this clockdomain's PM_WKDEP/CM_SLEEPDEP bit
bd2122ca
PW
108 * @prcm_partition: (OMAP4 only) PRCM partition ID for this clkdm's registers
109 * @cm_inst: (OMAP4 only) CM instance register offset
110 * @clkdm_offs: (OMAP4 only) CM clockdomain register offset
f0271d65
PW
111 * @wkdep_srcs: Clockdomains that can be told to wake this powerdomain up
112 * @sleepdep_srcs: Clockdomains that can be told to keep this clkdm from inact
f0271d65 113 * @usecount: Usecount tracking
1d9a5425 114 * @forcewake_count: Usecount for forcing the domain active
f0271d65 115 * @node: list_head to link all clockdomains together
bd2122ca
PW
116 *
117 * @prcm_partition should be a macro from mach-omap2/prcm44xx.h (OMAP4 only)
118 * @cm_inst should be a macro ending in _INST from the OMAP4 CM instance
119 * definitions (OMAP4 only)
120 * @clkdm_offs should be a macro ending in _CDOFFS from the OMAP4 CM instance
121 * definitions (OMAP4 only)
f0271d65 122 */
d459bfe0 123struct clockdomain {
d459bfe0 124 const char *name;
5b74c676 125 union {
5b74c676 126 const char *name;
5b74c676
PW
127 struct powerdomain *ptr;
128 } pwrdm;
d459bfe0 129 const u16 clktrctrl_mask;
d459bfe0 130 const u8 flags;
32a363c0 131 u8 _flags;
55ed9694 132 const u8 dep_bit;
bd2122ca 133 const u8 prcm_partition;
d3f5d551 134 const u16 cm_inst;
bd2122ca 135 const u16 clkdm_offs;
55ed9694 136 struct clkdm_dep *wkdep_srcs;
55ed9694 137 struct clkdm_dep *sleepdep_srcs;
92493870 138 int usecount;
1d9a5425 139 int forcewake_count;
d459bfe0 140 struct list_head node;
1096d1c1 141 u32 context;
d459bfe0
PW
142};
143
32d4034e 144/**
25985edc 145 * struct clkdm_ops - Arch specific function implementations
32d4034e
RN
146 * @clkdm_add_wkdep: Add a wakeup dependency between clk domains
147 * @clkdm_del_wkdep: Delete a wakeup dependency between clk domains
148 * @clkdm_read_wkdep: Read wakeup dependency state between clk domains
149 * @clkdm_clear_all_wkdeps: Remove all wakeup dependencies from the clk domain
150 * @clkdm_add_sleepdep: Add a sleep dependency between clk domains
151 * @clkdm_del_sleepdep: Delete a sleep dependency between clk domains
152 * @clkdm_read_sleepdep: Read sleep dependency state between clk domains
153 * @clkdm_clear_all_sleepdeps: Remove all sleep dependencies from the clk domain
154 * @clkdm_sleep: Force a clockdomain to sleep
155 * @clkdm_wakeup: Force a clockdomain to wakeup
156 * @clkdm_allow_idle: Enable hw supervised idle transitions for clock domain
157 * @clkdm_deny_idle: Disable hw supervised idle transitions for clock domain
158 * @clkdm_clk_enable: Put the clkdm in right state for a clock enable
159 * @clkdm_clk_disable: Put the clkdm in right state for a clock disable
1096d1c1
RD
160 * @clkdm_save_context: Save the current clkdm context
161 * @clkdm_restore_context: Restore the clkdm context
32d4034e
RN
162 */
163struct clkdm_ops {
164 int (*clkdm_add_wkdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);
165 int (*clkdm_del_wkdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);
166 int (*clkdm_read_wkdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);
167 int (*clkdm_clear_all_wkdeps)(struct clockdomain *clkdm);
168 int (*clkdm_add_sleepdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);
169 int (*clkdm_del_sleepdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);
170 int (*clkdm_read_sleepdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);
171 int (*clkdm_clear_all_sleepdeps)(struct clockdomain *clkdm);
172 int (*clkdm_sleep)(struct clockdomain *clkdm);
173 int (*clkdm_wakeup)(struct clockdomain *clkdm);
174 void (*clkdm_allow_idle)(struct clockdomain *clkdm);
175 void (*clkdm_deny_idle)(struct clockdomain *clkdm);
176 int (*clkdm_clk_enable)(struct clockdomain *clkdm);
177 int (*clkdm_clk_disable)(struct clockdomain *clkdm);
1096d1c1
RD
178 int (*clkdm_save_context)(struct clockdomain *clkdm);
179 int (*clkdm_restore_context)(struct clockdomain *clkdm);
32d4034e
RN
180};
181
08cb9703
PW
182int clkdm_register_platform_funcs(struct clkdm_ops *co);
183int clkdm_register_autodeps(struct clkdm_autodep *ia);
184int clkdm_register_clkdms(struct clockdomain **c);
185int clkdm_complete_init(void);
186
d459bfe0
PW
187struct clockdomain *clkdm_lookup(const char *name);
188
a23456e9
PDS
189int clkdm_for_each(int (*fn)(struct clockdomain *clkdm, void *user),
190 void *user);
d459bfe0
PW
191struct powerdomain *clkdm_get_pwrdm(struct clockdomain *clkdm);
192
55ed9694
PW
193int clkdm_add_wkdep(struct clockdomain *clkdm1, struct clockdomain *clkdm2);
194int clkdm_del_wkdep(struct clockdomain *clkdm1, struct clockdomain *clkdm2);
195int clkdm_read_wkdep(struct clockdomain *clkdm1, struct clockdomain *clkdm2);
369d5614 196int clkdm_clear_all_wkdeps(struct clockdomain *clkdm);
55ed9694
PW
197int clkdm_add_sleepdep(struct clockdomain *clkdm1, struct clockdomain *clkdm2);
198int clkdm_del_sleepdep(struct clockdomain *clkdm1, struct clockdomain *clkdm2);
199int clkdm_read_sleepdep(struct clockdomain *clkdm1, struct clockdomain *clkdm2);
369d5614 200int clkdm_clear_all_sleepdeps(struct clockdomain *clkdm);
55ed9694 201
3a090284 202void clkdm_allow_idle_nolock(struct clockdomain *clkdm);
5cd1937b 203void clkdm_allow_idle(struct clockdomain *clkdm);
3a090284 204void clkdm_deny_idle_nolock(struct clockdomain *clkdm);
5cd1937b 205void clkdm_deny_idle(struct clockdomain *clkdm);
d459bfe0 206
68b921ad
RN
207int clkdm_wakeup(struct clockdomain *clkdm);
208int clkdm_sleep(struct clockdomain *clkdm);
d459bfe0 209
4da71ae6
RN
210int clkdm_clk_enable(struct clockdomain *clkdm, struct clk *clk);
211int clkdm_clk_disable(struct clockdomain *clkdm, struct clk *clk);
113a7413
BC
212int clkdm_hwmod_enable(struct clockdomain *clkdm, struct omap_hwmod *oh);
213int clkdm_hwmod_disable(struct clockdomain *clkdm, struct omap_hwmod *oh);
d459bfe0 214
1096d1c1
RD
215void clkdm_save_context(void);
216void clkdm_restore_context(void);
217
a5ffef6a
PW
218extern void __init omap242x_clockdomains_init(void);
219extern void __init omap243x_clockdomains_init(void);
4aef7a2a 220extern void __init omap3xxx_clockdomains_init(void);
9c80f3aa 221extern void __init am33xx_clockdomains_init(void);
185fde6d
TL
222extern void __init ti814x_clockdomains_init(void);
223extern void __init ti816x_clockdomains_init(void);
dc0b3a70 224extern void __init omap44xx_clockdomains_init(void);
8410f48e 225extern void __init omap54xx_clockdomains_init(void);
11fadcfa 226extern void __init dra7xx_clockdomains_init(void);
c9218fe6 227void am43xx_clockdomains_init(void);
65958fb6
PW
228
229extern void clkdm_add_autodeps(struct clockdomain *clkdm);
230extern void clkdm_del_autodeps(struct clockdomain *clkdm);
dc0b3a70 231
4aef7a2a
RN
232extern struct clkdm_ops omap2_clkdm_operations;
233extern struct clkdm_ops omap3_clkdm_operations;
68b921ad 234extern struct clkdm_ops omap4_clkdm_operations;
9c80f3aa 235extern struct clkdm_ops am33xx_clkdm_operations;
c9218fe6 236extern struct clkdm_ops am43xx_clkdm_operations;
dc0b3a70 237
a5ffef6a
PW
238extern struct clkdm_dep gfx_24xx_wkdeps[];
239extern struct clkdm_dep dsp_24xx_wkdeps[];
240extern struct clockdomain wkup_common_clkdm;
a5ffef6a 241
d459bfe0 242#endif