OMAP3: Move common twl configuration to twl-common
[linux-2.6-block.git] / arch / arm / mach-omap2 / board-devkit8000.c
CommitLineData
476544ca
TW
1/*
2 * board-devkit8000.c - TimLL Devkit8000
3 *
4 * Copyright (C) 2009 Kim Botherway
5 * Copyright (C) 2010 Thomas Weber
6 *
7 * Modified from mach-omap2/board-omap3beagle.c
8 *
9 * Initial code: Syed Mohammed Khasim
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License version 2 as
13 * published by the Free Software Foundation.
14 */
15
16#include <linux/kernel.h>
17#include <linux/init.h>
18#include <linux/platform_device.h>
19#include <linux/delay.h>
20#include <linux/err.h>
21#include <linux/clk.h>
22#include <linux/io.h>
23#include <linux/leds.h>
24#include <linux/gpio.h>
25#include <linux/input.h>
26#include <linux/gpio_keys.h>
27
28#include <linux/mtd/mtd.h>
29#include <linux/mtd/partitions.h>
30#include <linux/mtd/nand.h>
3a63833e 31#include <linux/mmc/host.h>
476544ca
TW
32
33#include <linux/regulator/machine.h>
34#include <linux/i2c/twl.h>
35
36#include <mach/hardware.h>
f535daed 37#include <mach/id.h>
476544ca
TW
38#include <asm/mach-types.h>
39#include <asm/mach/arch.h>
40#include <asm/mach/map.h>
41#include <asm/mach/flash.h>
42
43#include <plat/board.h>
44#include <plat/common.h>
45#include <plat/gpmc.h>
46#include <plat/nand.h>
47#include <plat/usb.h>
a0b38cc4 48#include <video/omapdss.h>
f8ae2f08 49#include <video/omap-panel-generic-dpi.h>
476544ca
TW
50
51#include <plat/mcspi.h>
52#include <linux/input/matrix_keypad.h>
53#include <linux/spi/spi.h>
476544ca
TW
54#include <linux/dm9000.h>
55#include <linux/interrupt.h>
56
57#include "sdram-micron-mt46h32m32lf-6.h"
58
59#include "mux.h"
60#include "hsmmc.h"
96974a24 61#include "common-board-devices.h"
476544ca 62
476544ca
TW
63#define OMAP_DM9000_GPIO_IRQ 25
64#define OMAP3_DEVKIT_TS_GPIO 27
65
66static struct mtd_partition devkit8000_nand_partitions[] = {
67 /* All the partition sizes are listed in terms of NAND block size */
68 {
69 .name = "X-Loader",
70 .offset = 0,
71 .size = 4 * NAND_BLOCK_SIZE,
72 .mask_flags = MTD_WRITEABLE, /* force read-only */
73 },
74 {
75 .name = "U-Boot",
76 .offset = MTDPART_OFS_APPEND, /* Offset = 0x80000 */
77 .size = 15 * NAND_BLOCK_SIZE,
78 .mask_flags = MTD_WRITEABLE, /* force read-only */
79 },
80 {
81 .name = "U-Boot Env",
82 .offset = MTDPART_OFS_APPEND, /* Offset = 0x260000 */
83 .size = 1 * NAND_BLOCK_SIZE,
84 },
85 {
86 .name = "Kernel",
87 .offset = MTDPART_OFS_APPEND, /* Offset = 0x280000 */
88 .size = 32 * NAND_BLOCK_SIZE,
89 },
90 {
91 .name = "File System",
92 .offset = MTDPART_OFS_APPEND, /* Offset = 0x680000 */
93 .size = MTDPART_SIZ_FULL,
94 },
95};
96
476544ca
TW
97static struct omap2_hsmmc_info mmc[] = {
98 {
99 .mmc = 1,
3a63833e 100 .caps = MMC_CAP_4_BIT_DATA | MMC_CAP_8_BIT_DATA,
476544ca
TW
101 .gpio_wp = 29,
102 },
103 {} /* Terminator */
104};
476544ca
TW
105
106static int devkit8000_panel_enable_lcd(struct omap_dss_device *dssdev)
107{
09c0721e 108 if (gpio_is_valid(dssdev->reset_gpio))
d858addf 109 gpio_set_value_cansleep(dssdev->reset_gpio, 1);
476544ca
TW
110 return 0;
111}
112
113static void devkit8000_panel_disable_lcd(struct omap_dss_device *dssdev)
114{
09c0721e 115 if (gpio_is_valid(dssdev->reset_gpio))
d858addf 116 gpio_set_value_cansleep(dssdev->reset_gpio, 0);
476544ca 117}
31c73f74 118
476544ca
TW
119static int devkit8000_panel_enable_dvi(struct omap_dss_device *dssdev)
120{
09c0721e 121 if (gpio_is_valid(dssdev->reset_gpio))
d858addf 122 gpio_set_value_cansleep(dssdev->reset_gpio, 1);
476544ca
TW
123 return 0;
124}
125
126static void devkit8000_panel_disable_dvi(struct omap_dss_device *dssdev)
127{
09c0721e 128 if (gpio_is_valid(dssdev->reset_gpio))
d858addf 129 gpio_set_value_cansleep(dssdev->reset_gpio, 0);
476544ca
TW
130}
131
786b01a8
OD
132static struct regulator_consumer_supply devkit8000_vmmc1_supply[] = {
133 REGULATOR_SUPPLY("vmmc", "omap_hsmmc.0"),
134};
476544ca 135
5fd58b51 136/* ads7846 on SPI */
786b01a8
OD
137static struct regulator_consumer_supply devkit8000_vio_supply[] = {
138 REGULATOR_SUPPLY("vcc", "spi2.0"),
139};
476544ca 140
89747c91
BW
141static struct panel_generic_dpi_data lcd_panel = {
142 .name = "generic",
143 .platform_enable = devkit8000_panel_enable_lcd,
144 .platform_disable = devkit8000_panel_disable_lcd,
145};
146
476544ca
TW
147static struct omap_dss_device devkit8000_lcd_device = {
148 .name = "lcd",
476544ca 149 .type = OMAP_DISPLAY_TYPE_DPI,
89747c91
BW
150 .driver_name = "generic_dpi_panel",
151 .data = &lcd_panel,
476544ca 152 .phy.dpi.data_lines = 24,
476544ca 153};
89747c91
BW
154
155static struct panel_generic_dpi_data dvi_panel = {
156 .name = "generic",
157 .platform_enable = devkit8000_panel_enable_dvi,
158 .platform_disable = devkit8000_panel_disable_dvi,
159};
160
476544ca
TW
161static struct omap_dss_device devkit8000_dvi_device = {
162 .name = "dvi",
476544ca 163 .type = OMAP_DISPLAY_TYPE_DPI,
89747c91
BW
164 .driver_name = "generic_dpi_panel",
165 .data = &dvi_panel,
476544ca 166 .phy.dpi.data_lines = 24,
476544ca
TW
167};
168
169static struct omap_dss_device devkit8000_tv_device = {
170 .name = "tv",
171 .driver_name = "venc",
172 .type = OMAP_DISPLAY_TYPE_VENC,
173 .phy.venc.type = OMAP_DSS_VENC_TYPE_SVIDEO,
476544ca
TW
174};
175
176
177static struct omap_dss_device *devkit8000_dss_devices[] = {
178 &devkit8000_lcd_device,
179 &devkit8000_dvi_device,
180 &devkit8000_tv_device,
181};
182
183static struct omap_dss_board_info devkit8000_dss_data = {
184 .num_devices = ARRAY_SIZE(devkit8000_dss_devices),
185 .devices = devkit8000_dss_devices,
186 .default_device = &devkit8000_lcd_device,
187};
188
786b01a8
OD
189static struct regulator_consumer_supply devkit8000_vdda_dac_supply[] = {
190 REGULATOR_SUPPLY("vdda_dac", "omapdss_venc"),
191};
476544ca 192
bead4375 193static uint32_t board_keymap[] = {
476544ca
TW
194 KEY(0, 0, KEY_1),
195 KEY(1, 0, KEY_2),
196 KEY(2, 0, KEY_3),
197 KEY(0, 1, KEY_4),
198 KEY(1, 1, KEY_5),
199 KEY(2, 1, KEY_6),
200 KEY(3, 1, KEY_F5),
201 KEY(0, 2, KEY_7),
202 KEY(1, 2, KEY_8),
203 KEY(2, 2, KEY_9),
204 KEY(3, 2, KEY_F6),
205 KEY(0, 3, KEY_F7),
206 KEY(1, 3, KEY_0),
207 KEY(2, 3, KEY_F8),
208 PERSISTENT_KEY(4, 5),
209 KEY(4, 4, KEY_VOLUMEUP),
210 KEY(5, 5, KEY_VOLUMEDOWN),
211 0
212};
213
214static struct matrix_keymap_data board_map_data = {
215 .keymap = board_keymap,
216 .keymap_size = ARRAY_SIZE(board_keymap),
217};
218
219static struct twl4030_keypad_data devkit8000_kp_data = {
220 .keymap_data = &board_map_data,
221 .rows = 6,
222 .cols = 6,
223 .rep = 1,
224};
225
226static struct gpio_led gpio_leds[];
227
228static int devkit8000_twl_gpio_setup(struct device *dev,
229 unsigned gpio, unsigned ngpio)
230{
daf7aabc
TW
231 int ret;
232
476544ca
TW
233 omap_mux_init_gpio(29, OMAP_PIN_INPUT);
234 /* gpio + 0 is "mmc0_cd" (input/IRQ) */
235 mmc[0].gpio_cd = gpio + 0;
236 omap2_hsmmc_init(mmc);
237
31c73f74
KRC
238 /* TWL4030_GPIO_MAX + 1 == ledB, PMU_STAT (out, active low LED) */
239 gpio_leds[2].gpio = gpio + TWL4030_GPIO_MAX + 1;
240
daf7aabc
TW
241 /* TWL4030_GPIO_MAX + 0 is "LCD_PWREN" (out, active high) */
242 devkit8000_lcd_device.reset_gpio = gpio + TWL4030_GPIO_MAX + 0;
243 ret = gpio_request_one(devkit8000_lcd_device.reset_gpio,
bc593f5d 244 GPIOF_OUT_INIT_LOW, "LCD_PWREN");
daf7aabc
TW
245 if (ret < 0) {
246 devkit8000_lcd_device.reset_gpio = -EINVAL;
247 printk(KERN_ERR "Failed to request GPIO for LCD_PWRN\n");
248 }
40986098 249
31c73f74
KRC
250 /* gpio + 7 is "DVI_PD" (out, active low) */
251 devkit8000_dvi_device.reset_gpio = gpio + 7;
daf7aabc 252 ret = gpio_request_one(devkit8000_dvi_device.reset_gpio,
bc593f5d 253 GPIOF_OUT_INIT_LOW, "DVI PowerDown");
daf7aabc
TW
254 if (ret < 0) {
255 devkit8000_dvi_device.reset_gpio = -EINVAL;
256 printk(KERN_ERR "Failed to request GPIO for DVI PowerDown\n");
257 }
31c73f74 258
476544ca
TW
259 return 0;
260}
261
262static struct twl4030_gpio_platform_data devkit8000_gpio_data = {
263 .gpio_base = OMAP_MAX_GPIO_LINES,
264 .irq_base = TWL4030_GPIO_IRQ_BASE,
265 .irq_end = TWL4030_GPIO_IRQ_END,
266 .use_leds = true,
35a78fa4 267 .pulldowns = BIT(1) | BIT(2) | BIT(6) | BIT(8) | BIT(13)
476544ca
TW
268 | BIT(15) | BIT(16) | BIT(17),
269 .setup = devkit8000_twl_gpio_setup,
270};
271
c8aac01b
SG
272static struct regulator_consumer_supply devkit8000_vpll1_supplies[] = {
273 REGULATOR_SUPPLY("vdds_dsi", "omapdss"),
274 REGULATOR_SUPPLY("vdds_dsi", "omapdss_dsi1"),
275};
476544ca
TW
276
277/* VMMC1 for MMC1 pins CMD, CLK, DAT0..DAT3 (20 mA, plus card == max 220 mA) */
278static struct regulator_init_data devkit8000_vmmc1 = {
279 .constraints = {
280 .min_uV = 1850000,
281 .max_uV = 3150000,
282 .valid_modes_mask = REGULATOR_MODE_NORMAL
283 | REGULATOR_MODE_STANDBY,
284 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE
285 | REGULATOR_CHANGE_MODE
286 | REGULATOR_CHANGE_STATUS,
287 },
786b01a8
OD
288 .num_consumer_supplies = ARRAY_SIZE(devkit8000_vmmc1_supply),
289 .consumer_supplies = devkit8000_vmmc1_supply,
476544ca
TW
290};
291
476544ca
TW
292/* VDAC for DSS driving S-Video (8 mA unloaded, max 65 mA) */
293static struct regulator_init_data devkit8000_vdac = {
294 .constraints = {
295 .min_uV = 1800000,
296 .max_uV = 1800000,
297 .valid_modes_mask = REGULATOR_MODE_NORMAL
298 | REGULATOR_MODE_STANDBY,
299 .valid_ops_mask = REGULATOR_CHANGE_MODE
300 | REGULATOR_CHANGE_STATUS,
301 },
786b01a8
OD
302 .num_consumer_supplies = ARRAY_SIZE(devkit8000_vdda_dac_supply),
303 .consumer_supplies = devkit8000_vdda_dac_supply,
476544ca
TW
304};
305
5fd58b51
TW
306/* VPLL1 for digital video outputs */
307static struct regulator_init_data devkit8000_vpll1 = {
476544ca 308 .constraints = {
476544ca
TW
309 .min_uV = 1800000,
310 .max_uV = 1800000,
311 .valid_modes_mask = REGULATOR_MODE_NORMAL
312 | REGULATOR_MODE_STANDBY,
313 .valid_ops_mask = REGULATOR_CHANGE_MODE
314 | REGULATOR_CHANGE_STATUS,
315 },
c8aac01b
SG
316 .num_consumer_supplies = ARRAY_SIZE(devkit8000_vpll1_supplies),
317 .consumer_supplies = devkit8000_vpll1_supplies,
5fd58b51
TW
318};
319
320/* VAUX4 for ads7846 and nubs */
321static struct regulator_init_data devkit8000_vio = {
322 .constraints = {
323 .min_uV = 1800000,
324 .max_uV = 1800000,
325 .apply_uV = true,
326 .valid_modes_mask = REGULATOR_MODE_NORMAL
327 | REGULATOR_MODE_STANDBY,
328 .valid_ops_mask = REGULATOR_CHANGE_MODE
329 | REGULATOR_CHANGE_STATUS,
330 },
786b01a8
OD
331 .num_consumer_supplies = ARRAY_SIZE(devkit8000_vio_supply),
332 .consumer_supplies = devkit8000_vio_supply,
476544ca
TW
333};
334
476544ca 335static struct twl4030_platform_data devkit8000_twldata = {
476544ca 336 /* platform_data for children goes here */
476544ca 337 .gpio = &devkit8000_gpio_data,
476544ca 338 .vmmc1 = &devkit8000_vmmc1,
476544ca 339 .vdac = &devkit8000_vdac,
5fd58b51
TW
340 .vpll1 = &devkit8000_vpll1,
341 .vio = &devkit8000_vio,
476544ca
TW
342 .keypad = &devkit8000_kp_data,
343};
344
476544ca
TW
345static int __init devkit8000_i2c_init(void)
346{
827ed9ae
PU
347 omap3_pmic_get_config(&devkit8000_twldata,
348 TWL_COMMON_PDATA_USB | TWL_COMMON_PDATA_AUDIO, 0);
fbd8071c 349 omap3_pmic_init("tps65930", &devkit8000_twldata);
476544ca
TW
350 /* Bus 3 is attached to the DVI port where devices like the pico DLP
351 * projector don't work reliably with 400kHz */
352 omap_register_i2c_bus(3, 400, NULL, 0);
353 return 0;
354}
355
356static struct gpio_led gpio_leds[] = {
357 {
358 .name = "led1",
359 .default_trigger = "heartbeat",
360 .gpio = 186,
361 .active_low = true,
362 },
363 {
364 .name = "led2",
365 .default_trigger = "mmc0",
366 .gpio = 163,
367 .active_low = true,
368 },
369 {
370 .name = "ledB",
371 .default_trigger = "none",
372 .gpio = 153,
373 .active_low = true,
374 },
375 {
376 .name = "led3",
377 .default_trigger = "none",
378 .gpio = 164,
379 .active_low = true,
380 },
381};
382
383static struct gpio_led_platform_data gpio_led_info = {
384 .leds = gpio_leds,
385 .num_leds = ARRAY_SIZE(gpio_leds),
386};
387
388static struct platform_device leds_gpio = {
389 .name = "leds-gpio",
390 .id = -1,
391 .dev = {
392 .platform_data = &gpio_led_info,
393 },
394};
395
396static struct gpio_keys_button gpio_buttons[] = {
397 {
398 .code = BTN_EXTRA,
399 .gpio = 26,
400 .desc = "user",
401 .wakeup = 1,
402 },
403};
404
405static struct gpio_keys_platform_data gpio_key_info = {
406 .buttons = gpio_buttons,
407 .nbuttons = ARRAY_SIZE(gpio_buttons),
408};
409
410static struct platform_device keys_gpio = {
411 .name = "gpio-keys",
412 .id = -1,
413 .dev = {
414 .platform_data = &gpio_key_info,
415 },
416};
417
418
3dc3bad6 419static void __init devkit8000_init_early(void)
476544ca 420{
4805734b
PW
421 omap2_init_common_infrastructure();
422 omap2_init_common_devices(mt46h32m32lf6_sdrc_params,
423 mt46h32m32lf6_sdrc_params);
3dc3bad6
RKAL
424}
425
426static void __init devkit8000_init_irq(void)
427{
741e3a89 428 omap3_init_irq();
476544ca
TW
429}
430
476544ca
TW
431#define OMAP_DM9000_BASE 0x2c000000
432
433static struct resource omap_dm9000_resources[] = {
434 [0] = {
435 .start = OMAP_DM9000_BASE,
436 .end = (OMAP_DM9000_BASE + 0x4 - 1),
437 .flags = IORESOURCE_MEM,
438 },
439 [1] = {
440 .start = (OMAP_DM9000_BASE + 0x400),
441 .end = (OMAP_DM9000_BASE + 0x400 + 0x4 - 1),
442 .flags = IORESOURCE_MEM,
443 },
444 [2] = {
445 .start = OMAP_GPIO_IRQ(OMAP_DM9000_GPIO_IRQ),
446 .flags = IORESOURCE_IRQ | IRQF_TRIGGER_LOW,
447 },
448};
449
450static struct dm9000_plat_data omap_dm9000_platdata = {
451 .flags = DM9000_PLATF_16BITONLY,
452};
453
454static struct platform_device omap_dm9000_dev = {
455 .name = "dm9000",
456 .id = -1,
457 .num_resources = ARRAY_SIZE(omap_dm9000_resources),
458 .resource = omap_dm9000_resources,
459 .dev = {
460 .platform_data = &omap_dm9000_platdata,
461 },
462};
463
464static void __init omap_dm9000_init(void)
465{
f535daed
KRC
466 unsigned char *eth_addr = omap_dm9000_platdata.dev_addr;
467 struct omap_die_id odi;
bc593f5d 468 int ret;
f535daed 469
bc593f5d
IG
470 ret = gpio_request_one(OMAP_DM9000_GPIO_IRQ, GPIOF_IN, "dm9000 irq");
471 if (ret < 0) {
476544ca
TW
472 printk(KERN_ERR "Failed to request GPIO%d for dm9000 IRQ\n",
473 OMAP_DM9000_GPIO_IRQ);
474 return;
bc593f5d 475 }
f535daed
KRC
476
477 /* init the mac address using DIE id */
478 omap_get_die_id(&odi);
479
480 eth_addr[0] = 0x02; /* locally administered */
481 eth_addr[1] = odi.id_1 & 0xff;
482 eth_addr[2] = (odi.id_0 & 0xff000000) >> 24;
483 eth_addr[3] = (odi.id_0 & 0x00ff0000) >> 16;
484 eth_addr[4] = (odi.id_0 & 0x0000ff00) >> 8;
485 eth_addr[5] = (odi.id_0 & 0x000000ff);
476544ca
TW
486}
487
488static struct platform_device *devkit8000_devices[] __initdata = {
476544ca
TW
489 &leds_gpio,
490 &keys_gpio,
491 &omap_dm9000_dev,
492};
493
181b250c 494static const struct usbhs_omap_board_data usbhs_bdata __initconst = {
476544ca 495
181b250c
KM
496 .port_mode[0] = OMAP_EHCI_PORT_MODE_PHY,
497 .port_mode[1] = OMAP_USBHS_PORT_MODE_UNUSED,
498 .port_mode[2] = OMAP_USBHS_PORT_MODE_UNUSED,
476544ca
TW
499
500 .phy_reset = true,
501 .reset_gpio_port[0] = -EINVAL,
2135bb53 502 .reset_gpio_port[1] = -EINVAL,
476544ca
TW
503 .reset_gpio_port[2] = -EINVAL
504};
505
c7ecea24 506#ifdef CONFIG_OMAP_MUX
018e075c
TW
507static struct omap_board_mux board_mux[] __initdata = {
508 /* nCS and IRQ for Devkit8000 ethernet */
509 OMAP3_MUX(GPMC_NCS6, OMAP_MUX_MODE0),
510 OMAP3_MUX(ETK_D11, OMAP_MUX_MODE4 | OMAP_PIN_INPUT_PULLUP),
511
512 /* McSPI 2*/
513 OMAP3_MUX(MCSPI2_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
514 OMAP3_MUX(MCSPI2_SIMO, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
515 OMAP3_MUX(MCSPI2_SOMI, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
516 OMAP3_MUX(MCSPI2_CS0, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
517 OMAP3_MUX(MCSPI2_CS1, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
518
519 /* PENDOWN GPIO */
520 OMAP3_MUX(ETK_D13, OMAP_MUX_MODE4 | OMAP_PIN_INPUT),
521
522 /* mUSB */
523 OMAP3_MUX(HSUSB0_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
524 OMAP3_MUX(HSUSB0_STP, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
525 OMAP3_MUX(HSUSB0_DIR, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
526 OMAP3_MUX(HSUSB0_NXT, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
527 OMAP3_MUX(HSUSB0_DATA0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
528 OMAP3_MUX(HSUSB0_DATA1, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
529 OMAP3_MUX(HSUSB0_DATA2, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
530 OMAP3_MUX(HSUSB0_DATA3, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
531 OMAP3_MUX(HSUSB0_DATA4, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
532 OMAP3_MUX(HSUSB0_DATA5, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
533 OMAP3_MUX(HSUSB0_DATA6, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
534 OMAP3_MUX(HSUSB0_DATA7, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
535
536 /* USB 1 */
537 OMAP3_MUX(ETK_CTL, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
538 OMAP3_MUX(ETK_CLK, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT),
539 OMAP3_MUX(ETK_D8, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
540 OMAP3_MUX(ETK_D9, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
541 OMAP3_MUX(ETK_D0, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
542 OMAP3_MUX(ETK_D1, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
543 OMAP3_MUX(ETK_D2, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
544 OMAP3_MUX(ETK_D3, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
545 OMAP3_MUX(ETK_D4, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
546 OMAP3_MUX(ETK_D5, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
547 OMAP3_MUX(ETK_D6, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
548 OMAP3_MUX(ETK_D7, OMAP_MUX_MODE3 | OMAP_PIN_INPUT),
549
550 /* MMC 1 */
551 OMAP3_MUX(SDMMC1_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
552 OMAP3_MUX(SDMMC1_CMD, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
553 OMAP3_MUX(SDMMC1_DAT0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
554 OMAP3_MUX(SDMMC1_DAT1, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
555 OMAP3_MUX(SDMMC1_DAT2, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
556 OMAP3_MUX(SDMMC1_DAT3, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
557 OMAP3_MUX(SDMMC1_DAT4, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
558 OMAP3_MUX(SDMMC1_DAT5, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
559 OMAP3_MUX(SDMMC1_DAT6, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
560 OMAP3_MUX(SDMMC1_DAT7, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
561
562 /* McBSP 2 */
563 OMAP3_MUX(MCBSP2_FSX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
564 OMAP3_MUX(MCBSP2_CLKX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
565 OMAP3_MUX(MCBSP2_DR, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
566 OMAP3_MUX(MCBSP2_DX, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
567
568 /* I2C 1 */
569 OMAP3_MUX(I2C1_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
570 OMAP3_MUX(I2C1_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
571
572 /* I2C 2 */
573 OMAP3_MUX(I2C2_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
574 OMAP3_MUX(I2C2_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
575
576 /* I2C 3 */
577 OMAP3_MUX(I2C3_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
578 OMAP3_MUX(I2C3_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
579
580 /* I2C 4 */
581 OMAP3_MUX(I2C4_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
582 OMAP3_MUX(I2C4_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
583
584 /* serial ports */
585 OMAP3_MUX(MCBSP3_CLKX, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
586 OMAP3_MUX(MCBSP3_FSX, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
587 OMAP3_MUX(UART1_TX, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
588 OMAP3_MUX(UART1_RX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
589
590 /* DSS */
591 OMAP3_MUX(DSS_PCLK, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
592 OMAP3_MUX(DSS_HSYNC, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
593 OMAP3_MUX(DSS_VSYNC, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
594 OMAP3_MUX(DSS_ACBIAS, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
595 OMAP3_MUX(DSS_DATA0, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
596 OMAP3_MUX(DSS_DATA1, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
597 OMAP3_MUX(DSS_DATA2, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
598 OMAP3_MUX(DSS_DATA3, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
599 OMAP3_MUX(DSS_DATA4, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
600 OMAP3_MUX(DSS_DATA5, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
601 OMAP3_MUX(DSS_DATA6, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
602 OMAP3_MUX(DSS_DATA7, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
603 OMAP3_MUX(DSS_DATA8, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
604 OMAP3_MUX(DSS_DATA9, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
605 OMAP3_MUX(DSS_DATA10, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
606 OMAP3_MUX(DSS_DATA11, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
607 OMAP3_MUX(DSS_DATA12, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
608 OMAP3_MUX(DSS_DATA13, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
609 OMAP3_MUX(DSS_DATA14, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
610 OMAP3_MUX(DSS_DATA15, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
611 OMAP3_MUX(DSS_DATA16, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
612 OMAP3_MUX(DSS_DATA17, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
613 OMAP3_MUX(DSS_DATA18, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
614 OMAP3_MUX(DSS_DATA19, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
615 OMAP3_MUX(DSS_DATA20, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
616 OMAP3_MUX(DSS_DATA21, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
617 OMAP3_MUX(DSS_DATA22, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
618 OMAP3_MUX(DSS_DATA23, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT),
619
620 /* expansion port */
621 /* McSPI 1 */
622 OMAP3_MUX(MCSPI1_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
623 OMAP3_MUX(MCSPI1_SIMO, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
624 OMAP3_MUX(MCSPI1_SOMI, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
625 OMAP3_MUX(MCSPI1_CS0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN),
626 OMAP3_MUX(MCSPI1_CS3, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN),
627
628 /* HDQ */
629 OMAP3_MUX(HDQ_SIO, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
630
631 /* McSPI4 */
632 OMAP3_MUX(MCBSP1_CLKR, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
633 OMAP3_MUX(MCBSP1_DX, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
634 OMAP3_MUX(MCBSP1_DR, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
635 OMAP3_MUX(MCBSP1_FSX, OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLUP),
636
637 /* MMC 2 */
638 OMAP3_MUX(SDMMC2_DAT4, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
639 OMAP3_MUX(SDMMC2_DAT5, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
640 OMAP3_MUX(SDMMC2_DAT6, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT),
641 OMAP3_MUX(SDMMC2_DAT7, OMAP_MUX_MODE1 | OMAP_PIN_INPUT),
642
643 /* I2C3 */
644 OMAP3_MUX(I2C3_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
645 OMAP3_MUX(I2C3_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT),
646
647 OMAP3_MUX(MCBSP1_CLKX, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
648 OMAP3_MUX(MCBSP_CLKS, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
649 OMAP3_MUX(MCBSP1_FSR, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
650
651 OMAP3_MUX(GPMC_NCS7, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
652 OMAP3_MUX(GPMC_NCS3, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
653
654 /* TPS IRQ */
655 OMAP3_MUX(SYS_NIRQ, OMAP_MUX_MODE0 | OMAP_WAKEUP_EN | \
656 OMAP_PIN_INPUT_PULLUP),
657
658 { .reg_offset = OMAP_MUX_TERMINATOR },
659};
c7ecea24 660#endif
018e075c 661
476544ca
TW
662static void __init devkit8000_init(void)
663{
018e075c 664 omap3_mux_init(board_mux, OMAP_PACKAGE_CUS);
faec32e5
TW
665 omap_serial_init();
666
667 omap_dm9000_init();
668
476544ca
TW
669 devkit8000_i2c_init();
670 platform_add_devices(devkit8000_devices,
671 ARRAY_SIZE(devkit8000_devices));
476544ca 672
d5e13227 673 omap_display_init(&devkit8000_dss_data);
476544ca 674
96974a24 675 omap_ads7846_init(2, OMAP3_DEVKIT_TS_GPIO, 0, NULL);
476544ca 676
9e18630b 677 usb_musb_init(NULL);
9e64bb1e 678 usbhs_init(&usbhs_bdata);
9a3f39ff
MR
679 omap_nand_flash_init(NAND_BUSWIDTH_16, devkit8000_nand_partitions,
680 ARRAY_SIZE(devkit8000_nand_partitions));
476544ca
TW
681
682 /* Ensure SDRC pins are mux'd for self-refresh */
3cdc6ee5
TW
683 omap_mux_init_signal("sdrc_cke0", OMAP_PIN_OUTPUT);
684 omap_mux_init_signal("sdrc_cke1", OMAP_PIN_OUTPUT);
476544ca
TW
685}
686
476544ca 687MACHINE_START(DEVKIT8000, "OMAP3 Devkit8000")
476544ca 688 .boot_params = 0x80000100,
71ee7dad 689 .reserve = omap_reserve,
3dc3bad6
RKAL
690 .map_io = omap3_map_io,
691 .init_early = devkit8000_init_early,
476544ca
TW
692 .init_irq = devkit8000_init_irq,
693 .init_machine = devkit8000_init,
e74984e4 694 .timer = &omap3_secure_timer,
476544ca 695MACHINE_END