ARM: OMAP: Move omap2_init_common_devices out of init_early
[linux-2.6-block.git] / arch / arm / mach-omap2 / board-3430sdp.c
CommitLineData
6fdc29e2
SMK
1/*
2 * linux/arch/arm/mach-omap2/board-3430sdp.c
3 *
4 * Copyright (C) 2007 Texas Instruments
5 *
6 * Modified from mach-omap2/board-generic.c
7 *
8 * Initial code: Syed Mohammed Khasim
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 */
14
15#include <linux/kernel.h>
16#include <linux/init.h>
17#include <linux/platform_device.h>
18#include <linux/delay.h>
19#include <linux/input.h>
6135434a 20#include <linux/input/matrix_keypad.h>
6fdc29e2 21#include <linux/spi/spi.h>
b07682b6 22#include <linux/i2c/twl.h>
6fdc29e2
SMK
23#include <linux/regulator/machine.h>
24#include <linux/io.h>
25#include <linux/gpio.h>
3a63833e 26#include <linux/mmc/host.h>
6fdc29e2
SMK
27
28#include <mach/hardware.h>
29#include <asm/mach-types.h>
30#include <asm/mach/arch.h>
31#include <asm/mach/map.h>
32
ce491cf8 33#include <plat/mcspi.h>
ce491cf8
TL
34#include <plat/board.h>
35#include <plat/usb.h>
36#include <plat/common.h>
37#include <plat/dma.h>
38#include <plat/gpmc.h>
a0b38cc4 39#include <video/omapdss.h>
f8ae2f08 40#include <video/omap-panel-generic-dpi.h>
6fdc29e2 41
ce491cf8 42#include <plat/gpmc-smc91x.h>
6fdc29e2 43
04aeae77 44#include "board-flash.h"
ca5742bd 45#include "mux.h"
17a722ca 46#include "sdram-qimonda-hyb18m512160af-6.h"
d02a900b 47#include "hsmmc.h"
bb4de3df 48#include "pm.h"
4814ced5 49#include "control.h"
96974a24 50#include "common-board-devices.h"
6fdc29e2
SMK
51
52#define CONFIG_DISABLE_HFCLK 1
53
6fdc29e2
SMK
54#define SDP3430_TS_GPIO_IRQ_SDPV1 3
55#define SDP3430_TS_GPIO_IRQ_SDPV2 2
56
57#define ENABLE_VAUX3_DEDICATED 0x03
58#define ENABLE_VAUX3_DEV_GRP 0x20
59
60#define TWL4030_MSECURE_GPIO 22
61
bead4375 62static uint32_t board_keymap[] = {
6fdc29e2
SMK
63 KEY(0, 0, KEY_LEFT),
64 KEY(0, 1, KEY_RIGHT),
65 KEY(0, 2, KEY_A),
66 KEY(0, 3, KEY_B),
67 KEY(0, 4, KEY_C),
68 KEY(1, 0, KEY_DOWN),
69 KEY(1, 1, KEY_UP),
70 KEY(1, 2, KEY_E),
71 KEY(1, 3, KEY_F),
72 KEY(1, 4, KEY_G),
73 KEY(2, 0, KEY_ENTER),
74 KEY(2, 1, KEY_I),
75 KEY(2, 2, KEY_J),
76 KEY(2, 3, KEY_K),
77 KEY(2, 4, KEY_3),
78 KEY(3, 0, KEY_M),
79 KEY(3, 1, KEY_N),
80 KEY(3, 2, KEY_O),
81 KEY(3, 3, KEY_P),
82 KEY(3, 4, KEY_Q),
83 KEY(4, 0, KEY_R),
84 KEY(4, 1, KEY_4),
85 KEY(4, 2, KEY_T),
86 KEY(4, 3, KEY_U),
87 KEY(4, 4, KEY_D),
88 KEY(5, 0, KEY_V),
89 KEY(5, 1, KEY_W),
90 KEY(5, 2, KEY_L),
91 KEY(5, 3, KEY_S),
92 KEY(5, 4, KEY_H),
93 0
94};
95
4f543332
TL
96static struct matrix_keymap_data board_map_data = {
97 .keymap = board_keymap,
98 .keymap_size = ARRAY_SIZE(board_keymap),
99};
100
6fdc29e2 101static struct twl4030_keypad_data sdp3430_kp_data = {
4f543332 102 .keymap_data = &board_map_data,
6fdc29e2
SMK
103 .rows = 5,
104 .cols = 6,
6fdc29e2
SMK
105 .rep = 1,
106};
107
d9056ce2
TV
108#define SDP3430_LCD_PANEL_BACKLIGHT_GPIO 8
109#define SDP3430_LCD_PANEL_ENABLE_GPIO 5
110
bc593f5d
IG
111static struct gpio sdp3430_dss_gpios[] __initdata = {
112 {SDP3430_LCD_PANEL_ENABLE_GPIO, GPIOF_OUT_INIT_LOW, "LCD reset" },
113 {SDP3430_LCD_PANEL_BACKLIGHT_GPIO, GPIOF_OUT_INIT_LOW, "LCD Backlight"},
114};
115
d9056ce2
TV
116static int lcd_enabled;
117static int dvi_enabled;
118
119static void __init sdp3430_display_init(void)
120{
121 int r;
122
bc593f5d
IG
123 r = gpio_request_array(sdp3430_dss_gpios,
124 ARRAY_SIZE(sdp3430_dss_gpios));
125 if (r)
126 printk(KERN_ERR "failed to get LCD control GPIOs\n");
d9056ce2 127
d9056ce2
TV
128}
129
130static int sdp3430_panel_enable_lcd(struct omap_dss_device *dssdev)
131{
132 if (dvi_enabled) {
133 printk(KERN_ERR "cannot enable LCD, DVI is enabled\n");
134 return -EINVAL;
135 }
136
bc593f5d
IG
137 gpio_direction_output(SDP3430_LCD_PANEL_ENABLE_GPIO, 1);
138 gpio_direction_output(SDP3430_LCD_PANEL_BACKLIGHT_GPIO, 1);
d9056ce2
TV
139
140 lcd_enabled = 1;
141
142 return 0;
143}
144
145static void sdp3430_panel_disable_lcd(struct omap_dss_device *dssdev)
146{
147 lcd_enabled = 0;
148
bc593f5d
IG
149 gpio_direction_output(SDP3430_LCD_PANEL_ENABLE_GPIO, 0);
150 gpio_direction_output(SDP3430_LCD_PANEL_BACKLIGHT_GPIO, 0);
d9056ce2
TV
151}
152
153static int sdp3430_panel_enable_dvi(struct omap_dss_device *dssdev)
154{
155 if (lcd_enabled) {
156 printk(KERN_ERR "cannot enable DVI, LCD is enabled\n");
157 return -EINVAL;
158 }
159
160 dvi_enabled = 1;
161
162 return 0;
163}
164
165static void sdp3430_panel_disable_dvi(struct omap_dss_device *dssdev)
166{
167 dvi_enabled = 0;
168}
169
170static int sdp3430_panel_enable_tv(struct omap_dss_device *dssdev)
171{
172 return 0;
173}
174
175static void sdp3430_panel_disable_tv(struct omap_dss_device *dssdev)
176{
177}
178
179
180static struct omap_dss_device sdp3430_lcd_device = {
181 .name = "lcd",
182 .driver_name = "sharp_ls_panel",
183 .type = OMAP_DISPLAY_TYPE_DPI,
184 .phy.dpi.data_lines = 16,
185 .platform_enable = sdp3430_panel_enable_lcd,
186 .platform_disable = sdp3430_panel_disable_lcd,
6fdc29e2
SMK
187};
188
89747c91
BW
189static struct panel_generic_dpi_data dvi_panel = {
190 .name = "generic",
191 .platform_enable = sdp3430_panel_enable_dvi,
192 .platform_disable = sdp3430_panel_disable_dvi,
193};
194
d9056ce2
TV
195static struct omap_dss_device sdp3430_dvi_device = {
196 .name = "dvi",
d9056ce2 197 .type = OMAP_DISPLAY_TYPE_DPI,
89747c91
BW
198 .driver_name = "generic_dpi_panel",
199 .data = &dvi_panel,
d9056ce2 200 .phy.dpi.data_lines = 24,
6fdc29e2
SMK
201};
202
d9056ce2
TV
203static struct omap_dss_device sdp3430_tv_device = {
204 .name = "tv",
205 .driver_name = "venc",
206 .type = OMAP_DISPLAY_TYPE_VENC,
207 .phy.venc.type = OMAP_DSS_VENC_TYPE_SVIDEO,
208 .platform_enable = sdp3430_panel_enable_tv,
209 .platform_disable = sdp3430_panel_disable_tv,
6fdc29e2
SMK
210};
211
d9056ce2
TV
212
213static struct omap_dss_device *sdp3430_dss_devices[] = {
6fdc29e2 214 &sdp3430_lcd_device,
d9056ce2
TV
215 &sdp3430_dvi_device,
216 &sdp3430_tv_device,
6fdc29e2
SMK
217};
218
d9056ce2
TV
219static struct omap_dss_board_info sdp3430_dss_data = {
220 .num_devices = ARRAY_SIZE(sdp3430_dss_devices),
221 .devices = sdp3430_dss_devices,
222 .default_device = &sdp3430_lcd_device,
223};
224
6fdc29e2 225static struct omap_board_config_kernel sdp3430_config[] __initdata = {
6fdc29e2
SMK
226};
227
3dc3bad6 228static void __init omap_3430sdp_init_early(void)
b3c6df3a 229{
4805734b 230 omap2_init_common_infrastructure();
b3c6df3a
PW
231}
232
68ff0423 233static struct omap2_hsmmc_info mmc[] = {
6fdc29e2
SMK
234 {
235 .mmc = 1,
236 /* 8 bits (default) requires S6.3 == ON,
237 * so the SIM card isn't used; else 4 bits.
238 */
3a63833e 239 .caps = MMC_CAP_4_BIT_DATA | MMC_CAP_8_BIT_DATA,
6fdc29e2
SMK
240 .gpio_wp = 4,
241 },
242 {
243 .mmc = 2,
3a63833e 244 .caps = MMC_CAP_4_BIT_DATA | MMC_CAP_8_BIT_DATA,
6fdc29e2
SMK
245 .gpio_wp = 7,
246 },
247 {} /* Terminator */
248};
249
6fdc29e2
SMK
250static int sdp3430_twl_gpio_setup(struct device *dev,
251 unsigned gpio, unsigned ngpio)
252{
253 /* gpio + 0 is "mmc0_cd" (input/IRQ),
254 * gpio + 1 is "mmc1_cd" (input/IRQ)
255 */
256 mmc[0].gpio_cd = gpio + 0;
257 mmc[1].gpio_cd = gpio + 1;
68ff0423 258 omap2_hsmmc_init(mmc);
6fdc29e2 259
6fdc29e2 260 /* gpio + 7 is "sub_lcd_en_bkl" (output/PWM1) */
bc593f5d 261 gpio_request_one(gpio + 7, GPIOF_OUT_INIT_LOW, "sub_lcd_en_bkl");
6fdc29e2
SMK
262
263 /* gpio + 15 is "sub_lcd_nRST" (output) */
bc593f5d 264 gpio_request_one(gpio + 15, GPIOF_OUT_INIT_LOW, "sub_lcd_nRST");
6fdc29e2
SMK
265
266 return 0;
267}
268
269static struct twl4030_gpio_platform_data sdp3430_gpio_data = {
270 .gpio_base = OMAP_MAX_GPIO_LINES,
271 .irq_base = TWL4030_GPIO_IRQ_BASE,
272 .irq_end = TWL4030_GPIO_IRQ_END,
273 .pulldowns = BIT(2) | BIT(6) | BIT(8) | BIT(13)
274 | BIT(16) | BIT(17),
275 .setup = sdp3430_twl_gpio_setup,
276};
277
73a92aa4
RN
278/* regulator consumer mappings */
279
4b087ff8
RN
280/* ads7846 on SPI */
281static struct regulator_consumer_supply sdp3430_vaux3_supplies[] = {
282 REGULATOR_SUPPLY("vcc", "spi1.0"),
283};
284
73a92aa4 285static struct regulator_consumer_supply sdp3430_vmmc1_supplies[] = {
0005ae73 286 REGULATOR_SUPPLY("vmmc", "omap_hsmmc.0"),
73a92aa4
RN
287};
288
289static struct regulator_consumer_supply sdp3430_vsim_supplies[] = {
0005ae73 290 REGULATOR_SUPPLY("vmmc_aux", "omap_hsmmc.0"),
73a92aa4
RN
291};
292
293static struct regulator_consumer_supply sdp3430_vmmc2_supplies[] = {
0005ae73 294 REGULATOR_SUPPLY("vmmc", "omap_hsmmc.1"),
73a92aa4
RN
295};
296
6fdc29e2
SMK
297/*
298 * Apply all the fixed voltages since most versions of U-Boot
299 * don't bother with that initialization.
300 */
301
302/* VAUX1 for mainboard (irda and sub-lcd) */
303static struct regulator_init_data sdp3430_vaux1 = {
304 .constraints = {
305 .min_uV = 2800000,
306 .max_uV = 2800000,
307 .apply_uV = true,
308 .valid_modes_mask = REGULATOR_MODE_NORMAL
309 | REGULATOR_MODE_STANDBY,
310 .valid_ops_mask = REGULATOR_CHANGE_MODE
311 | REGULATOR_CHANGE_STATUS,
312 },
313};
314
315/* VAUX2 for camera module */
316static struct regulator_init_data sdp3430_vaux2 = {
317 .constraints = {
318 .min_uV = 2800000,
319 .max_uV = 2800000,
320 .apply_uV = true,
321 .valid_modes_mask = REGULATOR_MODE_NORMAL
322 | REGULATOR_MODE_STANDBY,
323 .valid_ops_mask = REGULATOR_CHANGE_MODE
324 | REGULATOR_CHANGE_STATUS,
325 },
326};
327
328/* VAUX3 for LCD board */
329static struct regulator_init_data sdp3430_vaux3 = {
330 .constraints = {
331 .min_uV = 2800000,
332 .max_uV = 2800000,
333 .apply_uV = true,
334 .valid_modes_mask = REGULATOR_MODE_NORMAL
335 | REGULATOR_MODE_STANDBY,
336 .valid_ops_mask = REGULATOR_CHANGE_MODE
337 | REGULATOR_CHANGE_STATUS,
338 },
4b087ff8
RN
339 .num_consumer_supplies = ARRAY_SIZE(sdp3430_vaux3_supplies),
340 .consumer_supplies = sdp3430_vaux3_supplies,
6fdc29e2
SMK
341};
342
343/* VAUX4 for OMAP VDD_CSI2 (camera) */
344static struct regulator_init_data sdp3430_vaux4 = {
345 .constraints = {
346 .min_uV = 1800000,
347 .max_uV = 1800000,
348 .apply_uV = true,
349 .valid_modes_mask = REGULATOR_MODE_NORMAL
350 | REGULATOR_MODE_STANDBY,
351 .valid_ops_mask = REGULATOR_CHANGE_MODE
352 | REGULATOR_CHANGE_STATUS,
353 },
354};
355
356/* VMMC1 for OMAP VDD_MMC1 (i/o) and MMC1 card */
357static struct regulator_init_data sdp3430_vmmc1 = {
358 .constraints = {
359 .min_uV = 1850000,
360 .max_uV = 3150000,
361 .valid_modes_mask = REGULATOR_MODE_NORMAL
362 | REGULATOR_MODE_STANDBY,
363 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE
364 | REGULATOR_CHANGE_MODE
365 | REGULATOR_CHANGE_STATUS,
366 },
73a92aa4
RN
367 .num_consumer_supplies = ARRAY_SIZE(sdp3430_vmmc1_supplies),
368 .consumer_supplies = sdp3430_vmmc1_supplies,
6fdc29e2
SMK
369};
370
371/* VMMC2 for MMC2 card */
372static struct regulator_init_data sdp3430_vmmc2 = {
373 .constraints = {
374 .min_uV = 1850000,
375 .max_uV = 1850000,
376 .apply_uV = true,
377 .valid_modes_mask = REGULATOR_MODE_NORMAL
378 | REGULATOR_MODE_STANDBY,
379 .valid_ops_mask = REGULATOR_CHANGE_MODE
380 | REGULATOR_CHANGE_STATUS,
381 },
73a92aa4
RN
382 .num_consumer_supplies = ARRAY_SIZE(sdp3430_vmmc2_supplies),
383 .consumer_supplies = sdp3430_vmmc2_supplies,
6fdc29e2
SMK
384};
385
386/* VSIM for OMAP VDD_MMC1A (i/o for DAT4..DAT7) */
387static struct regulator_init_data sdp3430_vsim = {
388 .constraints = {
389 .min_uV = 1800000,
390 .max_uV = 3000000,
391 .valid_modes_mask = REGULATOR_MODE_NORMAL
392 | REGULATOR_MODE_STANDBY,
393 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE
394 | REGULATOR_CHANGE_MODE
395 | REGULATOR_CHANGE_STATUS,
396 },
73a92aa4
RN
397 .num_consumer_supplies = ARRAY_SIZE(sdp3430_vsim_supplies),
398 .consumer_supplies = sdp3430_vsim_supplies,
6fdc29e2
SMK
399};
400
6fdc29e2 401static struct twl4030_platform_data sdp3430_twldata = {
6fdc29e2 402 /* platform_data for children goes here */
6fdc29e2 403 .gpio = &sdp3430_gpio_data,
6fdc29e2 404 .keypad = &sdp3430_kp_data,
6fdc29e2
SMK
405
406 .vaux1 = &sdp3430_vaux1,
407 .vaux2 = &sdp3430_vaux2,
408 .vaux3 = &sdp3430_vaux3,
409 .vaux4 = &sdp3430_vaux4,
410 .vmmc1 = &sdp3430_vmmc1,
411 .vmmc2 = &sdp3430_vmmc2,
412 .vsim = &sdp3430_vsim,
6fdc29e2
SMK
413};
414
6fdc29e2
SMK
415static int __init omap3430_i2c_init(void)
416{
417 /* i2c1 for PMIC only */
827ed9ae 418 omap3_pmic_get_config(&sdp3430_twldata,
b252b0ef
PU
419 TWL_COMMON_PDATA_USB | TWL_COMMON_PDATA_BCI |
420 TWL_COMMON_PDATA_MADC | TWL_COMMON_PDATA_AUDIO,
421 TWL_COMMON_REGULATOR_VDAC | TWL_COMMON_REGULATOR_VPLL2);
422 sdp3430_twldata.vdac->constraints.apply_uV = true;
423 sdp3430_twldata.vpll2->constraints.apply_uV = true;
424 sdp3430_twldata.vpll2->constraints.name = "VDVI";
425
fbd8071c 426 omap3_pmic_init("twl4030", &sdp3430_twldata);
827ed9ae 427
6fdc29e2
SMK
428 /* i2c2 on camera connector (for sensor control) and optional isp1301 */
429 omap_register_i2c_bus(2, 400, NULL, 0);
430 /* i2c3 on display connector (for DVI, tfp410) */
431 omap_register_i2c_bus(3, 400, NULL, 0);
432 return 0;
433}
434
1a48e157
TL
435#if defined(CONFIG_SMC91X) || defined(CONFIG_SMC91X_MODULE)
436
437static struct omap_smc91x_platform_data board_smc91x_data = {
438 .cs = 3,
439 .flags = GPMC_MUX_ADD_DATA | GPMC_TIMINGS_SMC91C96 |
440 IORESOURCE_IRQ_LOWLEVEL,
441};
442
443static void __init board_smc91x_init(void)
444{
445 if (omap_rev() > OMAP3430_REV_ES1_0)
446 board_smc91x_data.gpio_irq = 6;
447 else
448 board_smc91x_data.gpio_irq = 29;
449
450 gpmc_smc91x_init(&board_smc91x_data);
451}
452
453#else
454
455static inline void board_smc91x_init(void)
456{
457}
458
459#endif
460
5110b298
RT
461static void enable_board_wakeup_source(void)
462{
4896e394
TL
463 /* T2 interrupt line (keypad) */
464 omap_mux_init_signal("sys_nirq",
465 OMAP_WAKEUP_EN | OMAP_PIN_INPUT_PULLUP);
5110b298
RT
466}
467
181b250c 468static const struct usbhs_omap_board_data usbhs_bdata __initconst = {
58a5491c 469
181b250c
KM
470 .port_mode[0] = OMAP_EHCI_PORT_MODE_PHY,
471 .port_mode[1] = OMAP_EHCI_PORT_MODE_PHY,
472 .port_mode[2] = OMAP_USBHS_PORT_MODE_UNUSED,
58a5491c
FB
473
474 .phy_reset = true,
475 .reset_gpio_port[0] = 57,
476 .reset_gpio_port[1] = 61,
477 .reset_gpio_port[2] = -EINVAL
478};
479
ca5742bd
TL
480#ifdef CONFIG_OMAP_MUX
481static struct omap_board_mux board_mux[] __initdata = {
482 { .reg_offset = OMAP_MUX_TERMINATOR },
483};
626dda8a
S
484
485static struct omap_device_pad serial1_pads[] __initdata = {
486 /*
487 * Note that off output enable is an active low
488 * signal. So setting this means pin is a
489 * input enabled in off mode
490 */
491 OMAP_MUX_STATIC("uart1_cts.uart1_cts",
492 OMAP_PIN_INPUT |
493 OMAP_PIN_OFF_INPUT_PULLDOWN |
494 OMAP_OFFOUT_EN |
495 OMAP_MUX_MODE0),
496 OMAP_MUX_STATIC("uart1_rts.uart1_rts",
497 OMAP_PIN_OUTPUT |
498 OMAP_OFF_EN |
499 OMAP_MUX_MODE0),
500 OMAP_MUX_STATIC("uart1_rx.uart1_rx",
501 OMAP_PIN_INPUT |
502 OMAP_PIN_OFF_INPUT_PULLDOWN |
503 OMAP_OFFOUT_EN |
504 OMAP_MUX_MODE0),
505 OMAP_MUX_STATIC("uart1_tx.uart1_tx",
506 OMAP_PIN_OUTPUT |
507 OMAP_OFF_EN |
508 OMAP_MUX_MODE0),
509};
510
511static struct omap_device_pad serial2_pads[] __initdata = {
512 OMAP_MUX_STATIC("uart2_cts.uart2_cts",
513 OMAP_PIN_INPUT_PULLUP |
514 OMAP_PIN_OFF_INPUT_PULLDOWN |
515 OMAP_OFFOUT_EN |
516 OMAP_MUX_MODE0),
517 OMAP_MUX_STATIC("uart2_rts.uart2_rts",
518 OMAP_PIN_OUTPUT |
519 OMAP_OFF_EN |
520 OMAP_MUX_MODE0),
521 OMAP_MUX_STATIC("uart2_rx.uart2_rx",
522 OMAP_PIN_INPUT |
523 OMAP_PIN_OFF_INPUT_PULLDOWN |
524 OMAP_OFFOUT_EN |
525 OMAP_MUX_MODE0),
526 OMAP_MUX_STATIC("uart2_tx.uart2_tx",
527 OMAP_PIN_OUTPUT |
528 OMAP_OFF_EN |
529 OMAP_MUX_MODE0),
530};
531
532static struct omap_device_pad serial3_pads[] __initdata = {
533 OMAP_MUX_STATIC("uart3_cts_rctx.uart3_cts_rctx",
534 OMAP_PIN_INPUT_PULLDOWN |
535 OMAP_PIN_OFF_INPUT_PULLDOWN |
536 OMAP_OFFOUT_EN |
537 OMAP_MUX_MODE0),
538 OMAP_MUX_STATIC("uart3_rts_sd.uart3_rts_sd",
539 OMAP_PIN_OUTPUT |
540 OMAP_OFF_EN |
541 OMAP_MUX_MODE0),
542 OMAP_MUX_STATIC("uart3_rx_irrx.uart3_rx_irrx",
543 OMAP_PIN_INPUT |
544 OMAP_PIN_OFF_INPUT_PULLDOWN |
545 OMAP_OFFOUT_EN |
546 OMAP_MUX_MODE0),
547 OMAP_MUX_STATIC("uart3_tx_irtx.uart3_tx_irtx",
548 OMAP_PIN_OUTPUT |
549 OMAP_OFF_EN |
550 OMAP_MUX_MODE0),
551};
552
89c4705e 553static struct omap_board_data serial1_data __initdata = {
626dda8a
S
554 .id = 0,
555 .pads = serial1_pads,
556 .pads_cnt = ARRAY_SIZE(serial1_pads),
557};
558
89c4705e 559static struct omap_board_data serial2_data __initdata = {
626dda8a
S
560 .id = 1,
561 .pads = serial2_pads,
562 .pads_cnt = ARRAY_SIZE(serial2_pads),
563};
564
89c4705e 565static struct omap_board_data serial3_data __initdata = {
626dda8a
S
566 .id = 2,
567 .pads = serial3_pads,
568 .pads_cnt = ARRAY_SIZE(serial3_pads),
569};
570
571static inline void board_serial_init(void)
572{
573 omap_serial_init_port(&serial1_data);
574 omap_serial_init_port(&serial2_data);
575 omap_serial_init_port(&serial3_data);
576}
577#else
578#define board_mux NULL
579
580static inline void board_serial_init(void)
581{
582 omap_serial_init();
583}
ca5742bd
TL
584#endif
585
13d6b73c
SG
586/*
587 * SDP3430 V2 Board CS organization
588 * Different from SDP3430 V1. Now 4 switches used to specify CS
589 *
590 * See also the Switch S8 settings in the comments.
591 */
592static char chip_sel_3430[][GPMC_CS_NUM] = {
593 {PDC_NOR, PDC_NAND, PDC_ONENAND, DBG_MPDB, 0, 0, 0, 0}, /* S8:1111 */
594 {PDC_ONENAND, PDC_NAND, PDC_NOR, DBG_MPDB, 0, 0, 0, 0}, /* S8:1110 */
595 {PDC_NAND, PDC_ONENAND, PDC_NOR, DBG_MPDB, 0, 0, 0, 0}, /* S8:1101 */
596};
597
88c8460a
VS
598static struct mtd_partition sdp_nor_partitions[] = {
599 /* bootloader (U-Boot, etc) in first sector */
600 {
601 .name = "Bootloader-NOR",
602 .offset = 0,
603 .size = SZ_256K,
604 .mask_flags = MTD_WRITEABLE, /* force read-only */
605 },
606 /* bootloader params in the next sector */
607 {
608 .name = "Params-NOR",
609 .offset = MTDPART_OFS_APPEND,
610 .size = SZ_256K,
611 .mask_flags = 0,
612 },
613 /* kernel */
614 {
615 .name = "Kernel-NOR",
616 .offset = MTDPART_OFS_APPEND,
617 .size = SZ_2M,
618 .mask_flags = 0
619 },
620 /* file system */
621 {
622 .name = "Filesystem-NOR",
623 .offset = MTDPART_OFS_APPEND,
624 .size = MTDPART_SIZ_FULL,
625 .mask_flags = 0
626 }
627};
628
629static struct mtd_partition sdp_onenand_partitions[] = {
630 {
631 .name = "X-Loader-OneNAND",
632 .offset = 0,
633 .size = 4 * (64 * 2048),
634 .mask_flags = MTD_WRITEABLE /* force read-only */
635 },
636 {
637 .name = "U-Boot-OneNAND",
638 .offset = MTDPART_OFS_APPEND,
639 .size = 2 * (64 * 2048),
640 .mask_flags = MTD_WRITEABLE /* force read-only */
641 },
642 {
643 .name = "U-Boot Environment-OneNAND",
644 .offset = MTDPART_OFS_APPEND,
645 .size = 1 * (64 * 2048),
646 },
647 {
648 .name = "Kernel-OneNAND",
649 .offset = MTDPART_OFS_APPEND,
650 .size = 16 * (64 * 2048),
651 },
652 {
653 .name = "File System-OneNAND",
654 .offset = MTDPART_OFS_APPEND,
655 .size = MTDPART_SIZ_FULL,
656 },
657};
658
659static struct mtd_partition sdp_nand_partitions[] = {
660 /* All the partition sizes are listed in terms of NAND block size */
661 {
662 .name = "X-Loader-NAND",
663 .offset = 0,
664 .size = 4 * (64 * 2048),
665 .mask_flags = MTD_WRITEABLE, /* force read-only */
666 },
667 {
668 .name = "U-Boot-NAND",
669 .offset = MTDPART_OFS_APPEND, /* Offset = 0x80000 */
670 .size = 10 * (64 * 2048),
671 .mask_flags = MTD_WRITEABLE, /* force read-only */
672 },
673 {
674 .name = "Boot Env-NAND",
675
676 .offset = MTDPART_OFS_APPEND, /* Offset = 0x1c0000 */
677 .size = 6 * (64 * 2048),
678 },
679 {
680 .name = "Kernel-NAND",
681 .offset = MTDPART_OFS_APPEND, /* Offset = 0x280000 */
682 .size = 40 * (64 * 2048),
683 },
684 {
685 .name = "File System - NAND",
686 .size = MTDPART_SIZ_FULL,
687 .offset = MTDPART_OFS_APPEND, /* Offset = 0x780000 */
688 },
689};
690
691static struct flash_partitions sdp_flash_partitions[] = {
692 {
693 .parts = sdp_nor_partitions,
694 .nr_parts = ARRAY_SIZE(sdp_nor_partitions),
695 },
696 {
697 .parts = sdp_onenand_partitions,
698 .nr_parts = ARRAY_SIZE(sdp_onenand_partitions),
699 },
700 {
701 .parts = sdp_nand_partitions,
702 .nr_parts = ARRAY_SIZE(sdp_nand_partitions),
703 },
704};
705
6fdc29e2
SMK
706static void __init omap_3430sdp_init(void)
707{
96974a24
MR
708 int gpio_pendown;
709
ca5742bd 710 omap3_mux_init(board_mux, OMAP_PACKAGE_CBB);
e41cccfe
TL
711 omap_board_config = sdp3430_config;
712 omap_board_config_size = ARRAY_SIZE(sdp3430_config);
6fdc29e2 713 omap3430_i2c_init();
d5e13227 714 omap_display_init(&sdp3430_dss_data);
6fdc29e2 715 if (omap_rev() > OMAP3430_REV_ES1_0)
96974a24 716 gpio_pendown = SDP3430_TS_GPIO_IRQ_SDPV2;
6fdc29e2 717 else
96974a24
MR
718 gpio_pendown = SDP3430_TS_GPIO_IRQ_SDPV1;
719 omap_ads7846_init(1, gpio_pendown, 310, NULL);
626dda8a 720 board_serial_init();
a4ca9dbe 721 omap_sdrc_init(hyb18m512160af6_sdrc_params, NULL);
9e18630b 722 usb_musb_init(NULL);
1a48e157 723 board_smc91x_init();
d5ce2b65 724 board_flash_init(sdp_flash_partitions, chip_sel_3430, 0);
d9056ce2 725 sdp3430_display_init();
5110b298 726 enable_board_wakeup_source();
9e64bb1e 727 usbhs_init(&usbhs_bdata);
6fdc29e2
SMK
728}
729
6fdc29e2
SMK
730MACHINE_START(OMAP_3430SDP, "OMAP3430 3430SDP board")
731 /* Maintainer: Syed Khasim - Texas Instruments Inc */
6fdc29e2 732 .boot_params = 0x80000100,
71ee7dad 733 .reserve = omap_reserve,
3dc3bad6
RKAL
734 .map_io = omap3_map_io,
735 .init_early = omap_3430sdp_init_early,
741e3a89 736 .init_irq = omap3_init_irq,
6fdc29e2 737 .init_machine = omap_3430sdp_init,
e74984e4 738 .timer = &omap3_timer,
6fdc29e2 739MACHINE_END