[PATCH] fix missing includes
[linux-2.6-block.git] / arch / arm / mach-iop3xx / iq31244-pci.c
CommitLineData
1da177e4
LT
1/*
2 * arch/arm/mach-iop3xx/iq80321-pci.c
3 *
4 * PCI support for the Intel IQ80321 reference board
5 *
6 * Author: Rory Bolt <rorybolt@pacbell.net>
7 * Copyright (C) 2002 Rory Bolt
8 * Copyright (C) 2004 Intel Corp.
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 */
14#include <linux/kernel.h>
15#include <linux/pci.h>
16#include <linux/init.h>
4e57b681
TS
17#include <linux/string.h>
18#include <linux/slab.h>
1da177e4
LT
19
20#include <asm/hardware.h>
21#include <asm/irq.h>
22#include <asm/mach/pci.h>
23#include <asm/mach-types.h>
24
25/*
26 * The following macro is used to lookup irqs in a standard table
27 * format for those systems that do not already have PCI
28 * interrupts properly routed. We assume 1 <= pin <= 4
29 */
30#define PCI_IRQ_TABLE_LOOKUP(minid,maxid) \
31({ int _ctl_ = -1; \
32 unsigned int _idsel = idsel - minid; \
33 if (_idsel <= maxid) \
34 _ctl_ = pci_irq_table[_idsel][pin-1]; \
35 _ctl_; })
36
37#define INTA IRQ_IQ31244_INTA
38#define INTB IRQ_IQ31244_INTB
39#define INTC IRQ_IQ31244_INTC
40#define INTD IRQ_IQ31244_INTD
41
42#define INTE IRQ_IQ31244_I82546
43
44static inline int __init
45iq31244_map_irq(struct pci_dev *dev, u8 idsel, u8 pin)
46{
47 static int pci_irq_table[][4] = {
48 /*
49 * PCI IDSEL/INTPIN->INTLINE
50 * A B C D
51 */
52#ifdef CONFIG_ARCH_EP80219
53 {INTB, INTB, INTB, INTB}, /* CFlash */
54 {INTE, INTE, INTE, INTE}, /* 82551 Pro 100 */
55 {INTD, INTD, INTD, INTD}, /* PCI-X Slot */
56 {INTC, INTC, INTC, INTC}, /* SATA */
57#else
58 {INTB, INTB, INTB, INTB}, /* CFlash */
59 {INTC, INTC, INTC, INTC}, /* SATA */
60 {INTD, INTD, INTD, INTD}, /* PCI-X Slot */
61 {INTE, INTE, INTE, INTE}, /* 82546 GigE */
62#endif // CONFIG_ARCH_EP80219
63 };
64
65 BUG_ON(pin < 1 || pin > 4);
66
67 return PCI_IRQ_TABLE_LOOKUP(0, 7);
68}
69
70static int iq31244_setup(int nr, struct pci_sys_data *sys)
71{
72 struct resource *res;
73
74 if(nr != 0)
75 return 0;
76
77 res = kmalloc(sizeof(struct resource) * 2, GFP_KERNEL);
78 if (!res)
79 panic("PCI: unable to alloc resources");
80
81 memset(res, 0, sizeof(struct resource) * 2);
82
83 res[0].start = IOP321_PCI_LOWER_IO_VA;
84 res[0].end = IOP321_PCI_UPPER_IO_VA;
85 res[0].name = "IQ31244 PCI I/O Space";
86 res[0].flags = IORESOURCE_IO;
87
88 res[1].start = IOP321_PCI_LOWER_MEM_PA;
89 res[1].end = IOP321_PCI_UPPER_MEM_PA;
90 res[1].name = "IQ31244 PCI Memory Space";
91 res[1].flags = IORESOURCE_MEM;
92
93 request_resource(&ioport_resource, &res[0]);
94 request_resource(&iomem_resource, &res[1]);
95
96 sys->mem_offset = IOP321_PCI_MEM_OFFSET;
97 sys->io_offset = IOP321_PCI_IO_OFFSET;
98
99 sys->resource[0] = &res[0];
100 sys->resource[1] = &res[1];
101 sys->resource[2] = NULL;
102
103 return 1;
104}
105
106static void iq31244_preinit(void)
107{
108 iop321_init();
109}
110
111static struct hw_pci iq31244_pci __initdata = {
112 .swizzle = pci_std_swizzle,
113 .nr_controllers = 1,
114 .setup = iq31244_setup,
115 .scan = iop321_scan_bus,
116 .preinit = iq31244_preinit,
117 .map_irq = iq31244_map_irq
118};
119
120static int __init iq31244_pci_init(void)
121{
122 if (machine_is_iq31244())
123 pci_common_init(&iq31244_pci);
124 return 0;
125}
126
127subsys_initcall(iq31244_pci_init);
128
129
130
131