[PATCH] gpio_direction_output-needs-an-initial-value fix
[linux-block.git] / arch / arm / mach-iop32x / iq80321.c
CommitLineData
c680b77e
LB
1/*
2 * arch/arm/mach-iop32x/iq80321.c
3 *
4 * Board support code for the Intel IQ80321 platform.
5 *
6 * Author: Rory Bolt <rorybolt@pacbell.net>
7 * Copyright (C) 2002 Rory Bolt
8 * Copyright (C) 2004 Intel Corp.
9 *
10 * This program is free software; you can redistribute it and/or modify it
11 * under the terms of the GNU General Public License as published by the
12 * Free Software Foundation; either version 2 of the License, or (at your
13 * option) any later version.
14 */
15
16#include <linux/mm.h>
17#include <linux/init.h>
18#include <linux/kernel.h>
19#include <linux/pci.h>
20#include <linux/string.h>
21#include <linux/slab.h>
22#include <linux/serial_core.h>
23#include <linux/serial_8250.h>
24#include <linux/mtd/physmap.h>
25#include <linux/platform_device.h>
26#include <asm/hardware.h>
27#include <asm/io.h>
28#include <asm/irq.h>
29#include <asm/mach/arch.h>
30#include <asm/mach/map.h>
31#include <asm/mach/pci.h>
32#include <asm/mach/time.h>
33#include <asm/mach-types.h>
34#include <asm/page.h>
35#include <asm/pgtable.h>
3668b45d 36#include <asm/arch/time.h>
c680b77e
LB
37
38/*
39 * IQ80321 timer tick configuration.
40 */
41static void __init iq80321_timer_init(void)
42{
43 /* 33.333 MHz crystal. */
3668b45d 44 iop_init_time(200000000);
c680b77e
LB
45}
46
47static struct sys_timer iq80321_timer = {
48 .init = iq80321_timer_init,
3668b45d 49 .offset = iop_gettimeoffset,
c680b77e
LB
50};
51
52
53/*
54 * IQ80321 I/O.
55 */
56static struct map_desc iq80321_io_desc[] __initdata = {
57 { /* on-board devices */
58 .virtual = IQ80321_UART,
59 .pfn = __phys_to_pfn(IQ80321_UART),
60 .length = 0x00100000,
61 .type = MT_DEVICE,
62 },
63};
64
65void __init iq80321_map_io(void)
66{
67 iop3xx_map_io();
68 iotable_init(iq80321_io_desc, ARRAY_SIZE(iq80321_io_desc));
69}
70
71
72/*
73 * IQ80321 PCI.
74 */
75static inline int __init
76iq80321_pci_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
77{
78 int irq;
79
80 if ((slot == 2 || slot == 6) && pin == 1) {
81 /* PCI-X Slot INTA */
c852ac80 82 irq = IRQ_IOP32X_XINT2;
c680b77e
LB
83 } else if ((slot == 2 || slot == 6) && pin == 2) {
84 /* PCI-X Slot INTA */
c852ac80 85 irq = IRQ_IOP32X_XINT3;
c680b77e
LB
86 } else if ((slot == 2 || slot == 6) && pin == 3) {
87 /* PCI-X Slot INTA */
c852ac80 88 irq = IRQ_IOP32X_XINT0;
c680b77e
LB
89 } else if ((slot == 2 || slot == 6) && pin == 4) {
90 /* PCI-X Slot INTA */
c852ac80 91 irq = IRQ_IOP32X_XINT1;
c680b77e
LB
92 } else if (slot == 4 || slot == 8) {
93 /* Gig-E */
c852ac80 94 irq = IRQ_IOP32X_XINT0;
c680b77e
LB
95 } else {
96 printk(KERN_ERR "iq80321_pci_map_irq() called for unknown "
97 "device PCI:%d:%d:%d\n", dev->bus->number,
98 PCI_SLOT(dev->devfn), PCI_FUNC(dev->devfn));
99 irq = -1;
100 }
101
102 return irq;
103}
104
105static struct hw_pci iq80321_pci __initdata = {
106 .swizzle = pci_std_swizzle,
107 .nr_controllers = 1,
108 .setup = iop3xx_pci_setup,
109 .preinit = iop3xx_pci_preinit,
110 .scan = iop3xx_pci_scan_bus,
111 .map_irq = iq80321_pci_map_irq,
112};
113
114static int __init iq80321_pci_init(void)
115{
116 if (machine_is_iq80321())
117 pci_common_init(&iq80321_pci);
118
119 return 0;
120}
121
122subsys_initcall(iq80321_pci_init);
123
124
125/*
126 * IQ80321 machine initialisation.
127 */
128static struct physmap_flash_data iq80321_flash_data = {
129 .width = 1,
130};
131
132static struct resource iq80321_flash_resource = {
133 .start = 0xf0000000,
134 .end = 0xf07fffff,
135 .flags = IORESOURCE_MEM,
136};
137
138static struct platform_device iq80321_flash_device = {
139 .name = "physmap-flash",
140 .id = 0,
141 .dev = {
142 .platform_data = &iq80321_flash_data,
143 },
144 .num_resources = 1,
145 .resource = &iq80321_flash_resource,
146};
147
148static struct plat_serial8250_port iq80321_serial_port[] = {
149 {
150 .mapbase = IQ80321_UART,
151 .membase = (char *)IQ80321_UART,
c852ac80 152 .irq = IRQ_IOP32X_XINT1,
c680b77e
LB
153 .flags = UPF_SKIP_TEST,
154 .iotype = UPIO_MEM,
155 .regshift = 0,
156 .uartclk = 1843200,
157 },
158 { },
159};
160
161static struct resource iq80321_uart_resource = {
162 .start = IQ80321_UART,
163 .end = IQ80321_UART + 7,
164 .flags = IORESOURCE_MEM,
165};
166
167static struct platform_device iq80321_serial_device = {
168 .name = "serial8250",
169 .id = PLAT8250_DEV_PLATFORM,
170 .dev = {
171 .platform_data = iq80321_serial_port,
172 },
173 .num_resources = 1,
174 .resource = &iq80321_uart_resource,
175};
176
177static void __init iq80321_init_machine(void)
178{
179 platform_device_register(&iop3xx_i2c0_device);
180 platform_device_register(&iop3xx_i2c1_device);
181 platform_device_register(&iq80321_flash_device);
182 platform_device_register(&iq80321_serial_device);
183}
184
185MACHINE_START(IQ80321, "Intel IQ80321")
186 /* Maintainer: Intel Corp. */
187 .phys_io = IQ80321_UART,
188 .io_pg_offst = ((IQ80321_UART) >> 18) & 0xfffc,
189 .boot_params = 0xa0000100,
190 .map_io = iq80321_map_io,
c852ac80 191 .init_irq = iop32x_init_irq,
c680b77e
LB
192 .timer = &iq80321_timer,
193 .init_machine = iq80321_init_machine,
194MACHINE_END