mx31moboard: update maintainer
[linux-2.6-block.git] / arch / arm / mach-imx / mach-mx31moboard.c
CommitLineData
988d2d49
VL
1/*
2 * Copyright (C) 2008 Valentin Longchamp, EPFL Mobots group
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
988d2d49
VL
13 */
14
b23f1534 15#include <linux/delay.h>
04ea3c80 16#include <linux/dma-mapping.h>
5a0e3ad6 17#include <linux/gfp.h>
45b131a7 18#include <linux/gpio.h>
988d2d49 19#include <linux/init.h>
45b131a7 20#include <linux/interrupt.h>
9e907416 21#include <linux/moduleparam.h>
77aa561d 22#include <linux/leds.h>
220bbcea 23#include <linux/memory.h>
988d2d49
VL
24#include <linux/mtd/physmap.h>
25#include <linux/mtd/partitions.h>
220bbcea 26#include <linux/platform_device.h>
65da9791
VL
27#include <linux/regulator/machine.h>
28#include <linux/mfd/mc13783.h>
29#include <linux/spi/spi.h>
220bbcea 30#include <linux/types.h>
031e9127 31#include <linux/memblock.h>
40d97b89
PR
32#include <linux/clk.h>
33#include <linux/io.h>
34#include <linux/err.h>
1f08c112 35#include <linux/input.h>
988d2d49 36
d67d1075
VL
37#include <linux/usb/otg.h>
38#include <linux/usb/ulpi.h>
39
988d2d49
VL
40#include <asm/mach-types.h>
41#include <asm/mach/arch.h>
42#include <asm/mach/time.h>
43#include <asm/mach/map.h>
716a3dc2 44#include <asm/memblock.h>
220bbcea 45#include <mach/board-mx31moboard.h>
988d2d49 46#include <mach/common.h>
220bbcea 47#include <mach/hardware.h>
988d2d49 48#include <mach/iomux-mx3.h>
d67d1075 49#include <mach/ulpi.h>
988d2d49 50
4a9b8b0b 51#include "devices-imx31.h"
988d2d49 52
220bbcea
VL
53static unsigned int moboard_pins[] = {
54 /* UART0 */
220bbcea 55 MX31_PIN_TXD1__TXD1, MX31_PIN_RXD1__RXD1,
421bf82e 56 MX31_PIN_CTS1__GPIO2_7,
220bbcea
VL
57 /* UART4 */
58 MX31_PIN_PC_RST__CTS5, MX31_PIN_PC_VS2__RTS5,
59 MX31_PIN_PC_BVD2__TXD5, MX31_PIN_PC_BVD1__RXD5,
56c7a45b
VL
60 /* I2C0 */
61 MX31_PIN_I2C_DAT__I2C1_SDA, MX31_PIN_I2C_CLK__I2C1_SCL,
62 /* I2C1 */
63 MX31_PIN_DCD_DTE1__I2C2_SDA, MX31_PIN_RI_DTE1__I2C2_SCL,
64 /* SDHC1 */
65 MX31_PIN_SD1_DATA3__SD1_DATA3, MX31_PIN_SD1_DATA2__SD1_DATA2,
66 MX31_PIN_SD1_DATA1__SD1_DATA1, MX31_PIN_SD1_DATA0__SD1_DATA0,
67 MX31_PIN_SD1_CLK__SD1_CLK, MX31_PIN_SD1_CMD__SD1_CMD,
68 MX31_PIN_ATA_CS0__GPIO3_26, MX31_PIN_ATA_CS1__GPIO3_27,
b23f1534
VL
69 /* USB reset */
70 MX31_PIN_GPIO1_0__GPIO1_0,
88b05647
VL
71 /* USB OTG */
72 MX31_PIN_USBOTG_DATA0__USBOTG_DATA0,
73 MX31_PIN_USBOTG_DATA1__USBOTG_DATA1,
74 MX31_PIN_USBOTG_DATA2__USBOTG_DATA2,
75 MX31_PIN_USBOTG_DATA3__USBOTG_DATA3,
76 MX31_PIN_USBOTG_DATA4__USBOTG_DATA4,
77 MX31_PIN_USBOTG_DATA5__USBOTG_DATA5,
78 MX31_PIN_USBOTG_DATA6__USBOTG_DATA6,
79 MX31_PIN_USBOTG_DATA7__USBOTG_DATA7,
80 MX31_PIN_USBOTG_CLK__USBOTG_CLK, MX31_PIN_USBOTG_DIR__USBOTG_DIR,
81 MX31_PIN_USBOTG_NXT__USBOTG_NXT, MX31_PIN_USBOTG_STP__USBOTG_STP,
82 MX31_PIN_USB_OC__GPIO1_30,
d67d1075
VL
83 /* USB H2 */
84 MX31_PIN_USBH2_DATA0__USBH2_DATA0,
85 MX31_PIN_USBH2_DATA1__USBH2_DATA1,
86 MX31_PIN_STXD3__USBH2_DATA2, MX31_PIN_SRXD3__USBH2_DATA3,
87 MX31_PIN_SCK3__USBH2_DATA4, MX31_PIN_SFS3__USBH2_DATA5,
88 MX31_PIN_STXD6__USBH2_DATA6, MX31_PIN_SRXD6__USBH2_DATA7,
89 MX31_PIN_USBH2_CLK__USBH2_CLK, MX31_PIN_USBH2_DIR__USBH2_DIR,
90 MX31_PIN_USBH2_NXT__USBH2_NXT, MX31_PIN_USBH2_STP__USBH2_STP,
91 MX31_PIN_SCK6__GPIO1_25,
77aa561d
VL
92 /* LEDs */
93 MX31_PIN_SVEN0__GPIO2_0, MX31_PIN_STX0__GPIO2_1,
94 MX31_PIN_SRX0__GPIO2_2, MX31_PIN_SIMPD0__GPIO2_3,
65da9791
VL
95 /* SPI1 */
96 MX31_PIN_CSPI2_MOSI__MOSI, MX31_PIN_CSPI2_MISO__MISO,
97 MX31_PIN_CSPI2_SCLK__SCLK, MX31_PIN_CSPI2_SPI_RDY__SPI_RDY,
98 MX31_PIN_CSPI2_SS0__SS0, MX31_PIN_CSPI2_SS2__SS2,
99 /* Atlas IRQ */
100 MX31_PIN_GPIO1_3__GPIO1_3,
101 /* SPI2 */
102 MX31_PIN_CSPI3_MOSI__MOSI, MX31_PIN_CSPI3_MISO__MISO,
103 MX31_PIN_CSPI3_SCLK__SCLK, MX31_PIN_CSPI3_SPI_RDY__SPI_RDY,
104 MX31_PIN_CSPI2_SS1__CSPI3_SS1,
220bbcea
VL
105};
106
988d2d49 107static struct physmap_flash_data mx31moboard_flash_data = {
27ad4bf7 108 .width = 2,
988d2d49
VL
109};
110
111static struct resource mx31moboard_flash_resource = {
112 .start = 0xa0000000,
113 .end = 0xa1ffffff,
114 .flags = IORESOURCE_MEM,
115};
116
117static struct platform_device mx31moboard_flash = {
118 .name = "physmap-flash",
119 .id = 0,
120 .dev = {
121 .platform_data = &mx31moboard_flash_data,
122 },
123 .resource = &mx31moboard_flash_resource,
124 .num_resources = 1,
125};
126
421bf82e
VL
127static int moboard_uart0_init(struct platform_device *pdev)
128{
5109a459
UKK
129 int ret = gpio_request(IOMUX_TO_GPIO(MX31_PIN_CTS1), "uart0-cts-hack");
130 if (ret)
131 return ret;
132
133 ret = gpio_direction_output(IOMUX_TO_GPIO(MX31_PIN_CTS1), 0);
134 if (ret)
135 gpio_free(IOMUX_TO_GPIO(MX31_PIN_CTS1));
136
137 return ret;
138}
139
140static void moboard_uart0_exit(struct platform_device *pdev)
141{
142 gpio_free(IOMUX_TO_GPIO(MX31_PIN_CTS1));
421bf82e
VL
143}
144
16cf5c41 145static const struct imxuart_platform_data uart0_pdata __initconst = {
421bf82e 146 .init = moboard_uart0_init,
5109a459 147 .exit = moboard_uart0_exit,
421bf82e
VL
148};
149
16cf5c41 150static const struct imxuart_platform_data uart4_pdata __initconst = {
988d2d49
VL
151 .flags = IMXUART_HAVE_RTSCTS,
152};
153
4a9b8b0b 154static const struct imxi2c_platform_data moboard_i2c0_data __initconst = {
4ec6ecc7
VL
155 .bitrate = 400000,
156};
157
4a9b8b0b 158static const struct imxi2c_platform_data moboard_i2c1_data __initconst = {
4ec6ecc7
VL
159 .bitrate = 100000,
160};
161
65da9791
VL
162static int moboard_spi1_cs[] = {
163 MXC_SPI_CS(0),
164 MXC_SPI_CS(2),
165};
166
06606ff1 167static const struct spi_imx_master moboard_spi1_pdata __initconst = {
65da9791
VL
168 .chipselect = moboard_spi1_cs,
169 .num_chipselect = ARRAY_SIZE(moboard_spi1_cs),
170};
171
172static struct regulator_consumer_supply sdhc_consumers[] = {
173 {
6a697e3d 174 .dev_name = "mxc-mmc.0",
65da9791
VL
175 .supply = "sdhc0_vcc",
176 },
177 {
6a697e3d 178 .dev_name = "mxc-mmc.1",
65da9791
VL
179 .supply = "sdhc1_vcc",
180 },
181};
182
183static struct regulator_init_data sdhc_vreg_data = {
184 .constraints = {
185 .min_uV = 2700000,
186 .max_uV = 3000000,
187 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE |
188 REGULATOR_CHANGE_MODE | REGULATOR_CHANGE_STATUS,
189 .valid_modes_mask = REGULATOR_MODE_NORMAL |
190 REGULATOR_MODE_FAST,
191 .always_on = 0,
192 .boot_on = 1,
193 },
194 .num_consumer_supplies = ARRAY_SIZE(sdhc_consumers),
195 .consumer_supplies = sdhc_consumers,
196};
197
198static struct regulator_consumer_supply cam_consumers[] = {
199 {
afa77ef3
UKK
200 .dev_name = "mx3_camera.0",
201 .supply = "cam_vcc",
65da9791
VL
202 },
203};
204
205static struct regulator_init_data cam_vreg_data = {
206 .constraints = {
207 .min_uV = 2700000,
208 .max_uV = 3000000,
209 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE |
210 REGULATOR_CHANGE_MODE | REGULATOR_CHANGE_STATUS,
211 .valid_modes_mask = REGULATOR_MODE_NORMAL |
212 REGULATOR_MODE_FAST,
213 .always_on = 0,
214 .boot_on = 1,
215 },
216 .num_consumer_supplies = ARRAY_SIZE(cam_consumers),
217 .consumer_supplies = cam_consumers,
218};
219
5836372e 220static struct mc13xxx_regulator_init_data moboard_regulators[] = {
65da9791 221 {
57c78e35 222 .id = MC13783_REG_VMMC1,
65da9791
VL
223 .init_data = &sdhc_vreg_data,
224 },
225 {
57c78e35 226 .id = MC13783_REG_VCAM,
65da9791
VL
227 .init_data = &cam_vreg_data,
228 },
229};
230
d3efa4ed 231static struct mc13xxx_led_platform_data moboard_led[] = {
a7cca8ae
PR
232 {
233 .id = MC13783_LED_R1,
234 .name = "coreboard-led-4:red",
235 .max_current = 2,
236 },
237 {
238 .id = MC13783_LED_G1,
239 .name = "coreboard-led-4:green",
240 .max_current = 2,
241 },
242 {
243 .id = MC13783_LED_B1,
244 .name = "coreboard-led-4:blue",
245 .max_current = 2,
246 },
247 {
248 .id = MC13783_LED_R2,
249 .name = "coreboard-led-5:red",
250 .max_current = 3,
251 },
252 {
253 .id = MC13783_LED_G2,
254 .name = "coreboard-led-5:green",
255 .max_current = 3,
256 },
257 {
258 .id = MC13783_LED_B2,
259 .name = "coreboard-led-5:blue",
260 .max_current = 3,
261 },
262};
263
d3efa4ed 264static struct mc13xxx_leds_platform_data moboard_leds = {
a7cca8ae
PR
265 .num_leds = ARRAY_SIZE(moboard_led),
266 .led = moboard_led,
267 .flags = MC13783_LED_SLEWLIMTC,
268 .abmode = MC13783_LED_AB_DISABLED,
269 .tc1_period = MC13783_LED_PERIOD_10MS,
270 .tc2_period = MC13783_LED_PERIOD_10MS,
271};
272
d3efa4ed 273static struct mc13xxx_buttons_platform_data moboard_buttons = {
1f08c112
PR
274 .b1on_flags = MC13783_BUTTON_DBNC_750MS | MC13783_BUTTON_ENABLE |
275 MC13783_BUTTON_POL_INVERT,
276 .b1on_key = KEY_POWER,
277};
278
5836372e 279static struct mc13xxx_platform_data moboard_pmic = {
4ec1b54c
AS
280 .regulators = {
281 .regulators = moboard_regulators,
282 .num_regulators = ARRAY_SIZE(moboard_regulators),
283 },
a7cca8ae 284 .leds = &moboard_leds,
1f08c112 285 .buttons = &moboard_buttons,
46621ebb 286 .flags = MC13XXX_USE_RTC | MC13XXX_USE_ADC,
65da9791
VL
287};
288
289static struct spi_board_info moboard_spi_board_info[] __initdata = {
290 {
291 .modalias = "mc13783",
292 .irq = IOMUX_TO_IRQ(MX31_PIN_GPIO1_3),
293 .max_speed_hz = 300000,
294 .bus_num = 1,
295 .chip_select = 0,
296 .platform_data = &moboard_pmic,
297 .mode = SPI_CS_HIGH,
298 },
65da9791
VL
299};
300
301static int moboard_spi2_cs[] = {
302 MXC_SPI_CS(1),
303};
304
06606ff1 305static const struct spi_imx_master moboard_spi2_pdata __initconst = {
65da9791
VL
306 .chipselect = moboard_spi2_cs,
307 .num_chipselect = ARRAY_SIZE(moboard_spi2_cs),
308};
309
45b131a7
VL
310#define SDHC1_CD IOMUX_TO_GPIO(MX31_PIN_ATA_CS0)
311#define SDHC1_WP IOMUX_TO_GPIO(MX31_PIN_ATA_CS1)
312
313static int moboard_sdhc1_get_ro(struct device *dev)
314{
563abb4b 315 return !gpio_get_value(SDHC1_WP);
45b131a7
VL
316}
317
318static int moboard_sdhc1_init(struct device *dev, irq_handler_t detect_irq,
319 void *data)
320{
4f163eb8
SH
321 int ret;
322
323 ret = gpio_request(SDHC1_CD, "sdhc-detect");
324 if (ret)
325 return ret;
326
327 gpio_direction_input(SDHC1_CD);
328
329 ret = gpio_request(SDHC1_WP, "sdhc-wp");
330 if (ret)
331 goto err_gpio_free;
332 gpio_direction_input(SDHC1_WP);
333
334 ret = request_irq(gpio_to_irq(SDHC1_CD), detect_irq,
45b131a7
VL
335 IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING,
336 "sdhc1-card-detect", data);
4f163eb8
SH
337 if (ret)
338 goto err_gpio_free_2;
339
340 return 0;
341
342err_gpio_free_2:
343 gpio_free(SDHC1_WP);
344err_gpio_free:
345 gpio_free(SDHC1_CD);
346
347 return ret;
45b131a7
VL
348}
349
350static void moboard_sdhc1_exit(struct device *dev, void *data)
351{
352 free_irq(gpio_to_irq(SDHC1_CD), data);
4f163eb8
SH
353 gpio_free(SDHC1_WP);
354 gpio_free(SDHC1_CD);
45b131a7
VL
355}
356
6a697e3d 357static const struct imxmmc_platform_data sdhc1_pdata __initconst = {
45b131a7
VL
358 .get_ro = moboard_sdhc1_get_ro,
359 .init = moboard_sdhc1_init,
360 .exit = moboard_sdhc1_exit,
361};
362
b23f1534
VL
363/*
364 * this pin is dedicated for all mx31moboard systems, so we do it here
365 */
366#define USB_RESET_B IOMUX_TO_GPIO(MX31_PIN_GPIO1_0)
88b05647 367#define USB_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | \
25783602 368 PAD_CTL_ODE_CMOS)
88b05647
VL
369
370#define OTG_EN_B IOMUX_TO_GPIO(MX31_PIN_USB_OC)
25783602 371#define USBH2_EN_B IOMUX_TO_GPIO(MX31_PIN_SCK6)
88b05647 372
25783602 373static void usb_xcvr_reset(void)
88b05647 374{
25783602
PR
375 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA0, USB_PAD_CFG | PAD_CTL_100K_PD);
376 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA1, USB_PAD_CFG | PAD_CTL_100K_PD);
377 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA2, USB_PAD_CFG | PAD_CTL_100K_PD);
378 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA3, USB_PAD_CFG | PAD_CTL_100K_PD);
379 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA4, USB_PAD_CFG | PAD_CTL_100K_PD);
380 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA5, USB_PAD_CFG | PAD_CTL_100K_PD);
381 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA6, USB_PAD_CFG | PAD_CTL_100K_PD);
382 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA7, USB_PAD_CFG | PAD_CTL_100K_PD);
383 mxc_iomux_set_pad(MX31_PIN_USBOTG_CLK, USB_PAD_CFG | PAD_CTL_100K_PU);
384 mxc_iomux_set_pad(MX31_PIN_USBOTG_DIR, USB_PAD_CFG | PAD_CTL_100K_PU);
385 mxc_iomux_set_pad(MX31_PIN_USBOTG_NXT, USB_PAD_CFG | PAD_CTL_100K_PU);
386 mxc_iomux_set_pad(MX31_PIN_USBOTG_STP, USB_PAD_CFG | PAD_CTL_100K_PU);
387
388 mxc_iomux_set_gpr(MUX_PGP_UH2, true);
389 mxc_iomux_set_pad(MX31_PIN_USBH2_CLK, USB_PAD_CFG | PAD_CTL_100K_PU);
390 mxc_iomux_set_pad(MX31_PIN_USBH2_DIR, USB_PAD_CFG | PAD_CTL_100K_PU);
391 mxc_iomux_set_pad(MX31_PIN_USBH2_NXT, USB_PAD_CFG | PAD_CTL_100K_PU);
392 mxc_iomux_set_pad(MX31_PIN_USBH2_STP, USB_PAD_CFG | PAD_CTL_100K_PU);
393 mxc_iomux_set_pad(MX31_PIN_USBH2_DATA0, USB_PAD_CFG | PAD_CTL_100K_PD);
394 mxc_iomux_set_pad(MX31_PIN_USBH2_DATA1, USB_PAD_CFG | PAD_CTL_100K_PD);
395 mxc_iomux_set_pad(MX31_PIN_SRXD6, USB_PAD_CFG | PAD_CTL_100K_PD);
396 mxc_iomux_set_pad(MX31_PIN_STXD6, USB_PAD_CFG | PAD_CTL_100K_PD);
397 mxc_iomux_set_pad(MX31_PIN_SFS3, USB_PAD_CFG | PAD_CTL_100K_PD);
398 mxc_iomux_set_pad(MX31_PIN_SCK3, USB_PAD_CFG | PAD_CTL_100K_PD);
399 mxc_iomux_set_pad(MX31_PIN_SRXD3, USB_PAD_CFG | PAD_CTL_100K_PD);
400 mxc_iomux_set_pad(MX31_PIN_STXD3, USB_PAD_CFG | PAD_CTL_100K_PD);
88b05647
VL
401
402 gpio_request(OTG_EN_B, "usb-udc-en");
403 gpio_direction_output(OTG_EN_B, 0);
25783602
PR
404 gpio_request(USBH2_EN_B, "usbh2-en");
405 gpio_direction_output(USBH2_EN_B, 0);
406
407 gpio_request(USB_RESET_B, "usb-reset");
408 gpio_direction_output(USB_RESET_B, 0);
409 mdelay(1);
410 gpio_set_value(USB_RESET_B, 1);
411 mdelay(1);
88b05647
VL
412}
413
4bd597b6
SH
414static int moboard_usbh2_init_hw(struct platform_device *pdev)
415{
416 return mx31_initialize_usb_hw(pdev->id, MXC_EHCI_POWER_PINS_ENABLED);
417}
f9ffaa9c 418
2d58de28 419static struct mxc_usbh_platform_data usbh2_pdata __initdata = {
4bd597b6 420 .init = moboard_usbh2_init_hw,
d67d1075 421 .portsc = MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT,
d67d1075
VL
422};
423
424static int __init moboard_usbh2_init(void)
425{
2d58de28
UKK
426 struct platform_device *pdev;
427
48f6b099
SH
428 usbh2_pdata.otg = imx_otg_ulpi_create(ULPI_OTG_DRVVBUS |
429 ULPI_OTG_DRVVBUS_EXT);
430 if (!usbh2_pdata.otg)
431 return -ENODEV;
d67d1075 432
2d58de28
UKK
433 pdev = imx31_add_mxc_ehci_hs(2, &usbh2_pdata);
434 if (IS_ERR(pdev))
435 return PTR_ERR(pdev);
436
437 return 0;
d67d1075 438}
d67d1075 439
47e837b5 440static const struct gpio_led mx31moboard_leds[] __initconst = {
77aa561d 441 {
27ad4bf7 442 .name = "coreboard-led-0:red:running",
77aa561d 443 .default_trigger = "heartbeat",
27ad4bf7 444 .gpio = IOMUX_TO_GPIO(MX31_PIN_SVEN0),
77aa561d
VL
445 }, {
446 .name = "coreboard-led-1:red",
447 .gpio = IOMUX_TO_GPIO(MX31_PIN_STX0),
448 }, {
449 .name = "coreboard-led-2:red",
450 .gpio = IOMUX_TO_GPIO(MX31_PIN_SRX0),
451 }, {
452 .name = "coreboard-led-3:red",
453 .gpio = IOMUX_TO_GPIO(MX31_PIN_SIMPD0),
454 },
455};
456
47e837b5 457static const struct gpio_led_platform_data mx31moboard_led_pdata __initconst = {
27ad4bf7 458 .num_leds = ARRAY_SIZE(mx31moboard_leds),
77aa561d
VL
459 .leds = mx31moboard_leds,
460};
461
afa77ef3 462static const struct ipu_platform_data mx3_ipu_data __initconst = {
4dd71293
VL
463 .irq_base = MXC_IPU_IRQ_START,
464};
465
988d2d49
VL
466static struct platform_device *devices[] __initdata = {
467 &mx31moboard_flash,
468};
469
afa77ef3 470static struct mx3_camera_pdata camera_pdata __initdata = {
04ea3c80
VL
471 .flags = MX3_CAMERA_DATAWIDTH_8 | MX3_CAMERA_DATAWIDTH_10,
472 .mclk_10khz = 4800,
473};
474
031e9127
UKK
475static phys_addr_t mx3_camera_base __initdata;
476#define MX3_CAMERA_BUF_SIZE SZ_4M
04ea3c80 477
afa77ef3 478static int __init mx31moboard_init_cam(void)
04ea3c80 479{
afa77ef3
UKK
480 int dma, ret = -ENOMEM;
481 struct platform_device *pdev;
482
483 imx31_add_ipu_core(&mx3_ipu_data);
04ea3c80 484
afa77ef3
UKK
485 pdev = imx31_alloc_mx3_camera(&camera_pdata);
486 if (IS_ERR(pdev))
487 return PTR_ERR(pdev);
04ea3c80 488
afa77ef3 489 dma = dma_declare_coherent_memory(&pdev->dev,
031e9127
UKK
490 mx3_camera_base, mx3_camera_base,
491 MX3_CAMERA_BUF_SIZE,
04ea3c80 492 DMA_MEMORY_MAP | DMA_MEMORY_EXCLUSIVE);
afa77ef3
UKK
493 if (!(dma & DMA_MEMORY_MAP))
494 goto err;
495
496 ret = platform_device_add(pdev);
497 if (ret)
498err:
499 platform_device_put(pdev);
500
501 return ret;
04ea3c80 502
04ea3c80
VL
503}
504
40d97b89
PR
505static void mx31moboard_poweroff(void)
506{
507 struct clk *clk = clk_get_sys("imx2-wdt.0", NULL);
508
509 if (!IS_ERR(clk))
510 clk_enable(clk);
511
512 mxc_iomux_mode(MX31_PIN_WATCHDOG_RST__WATCHDOG_RST);
513
514 __raw_writew(1 << 6 | 1 << 2, MX31_IO_ADDRESS(MX31_WDOG_BASE_ADDR));
515}
516
e00f0b4a
VL
517static int mx31moboard_baseboard;
518core_param(mx31moboard_baseboard, mx31moboard_baseboard, int, 0444);
519
988d2d49
VL
520/*
521 * Board specific initialization.
522 */
e134fb2b 523static void __init mx31moboard_init(void)
988d2d49 524{
b78d8e59
SG
525 imx31_soc_init();
526
220bbcea
VL
527 mxc_iomux_setup_multiple_pins(moboard_pins, ARRAY_SIZE(moboard_pins),
528 "moboard");
529
988d2d49 530 platform_add_devices(devices, ARRAY_SIZE(devices));
47e837b5 531 gpio_led_register_device(-1, &mx31moboard_led_pdata);
988d2d49 532
16cf5c41
UKK
533 imx31_add_imx_uart0(&uart0_pdata);
534 imx31_add_imx_uart4(&uart4_pdata);
e00f0b4a 535
4a9b8b0b
UKK
536 imx31_add_imx_i2c0(&moboard_i2c0_data);
537 imx31_add_imx_i2c1(&moboard_i2c1_data);
4ec6ecc7 538
06606ff1
UKK
539 imx31_add_spi_imx1(&moboard_spi1_pdata);
540 imx31_add_spi_imx2(&moboard_spi2_pdata);
65da9791
VL
541
542 gpio_request(IOMUX_TO_GPIO(MX31_PIN_GPIO1_3), "pmic-irq");
543 gpio_direction_input(IOMUX_TO_GPIO(MX31_PIN_GPIO1_3));
544 spi_register_board_info(moboard_spi_board_info,
545 ARRAY_SIZE(moboard_spi_board_info));
546
6a697e3d 547 imx31_add_mxc_mmc(0, &sdhc1_pdata);
45b131a7 548
afa77ef3 549 mx31moboard_init_cam();
4dd71293 550
b23f1534
VL
551 usb_xcvr_reset();
552
d67d1075 553 moboard_usbh2_init();
88b05647 554
40d97b89
PR
555 pm_power_off = mx31moboard_poweroff;
556
e00f0b4a
VL
557 switch (mx31moboard_baseboard) {
558 case MX31NOBOARD:
559 break;
560 case MX31DEVBOARD:
561 mx31moboard_devboard_init();
562 break;
563 case MX31MARXBOT:
564 mx31moboard_marxbot_init();
565 break;
e335c75c 566 case MX31SMARTBOT:
3a47b1a4
PR
567 case MX31EYEBOT:
568 mx31moboard_smartbot_init(mx31moboard_baseboard);
e335c75c 569 break;
e00f0b4a 570 default:
220bbcea
VL
571 printk(KERN_ERR "Illegal mx31moboard_baseboard type %d\n",
572 mx31moboard_baseboard);
e00f0b4a 573 }
988d2d49
VL
574}
575
988d2d49
VL
576static void __init mx31moboard_timer_init(void)
577{
30c730f8 578 mx31_clocks_init(26000000);
988d2d49
VL
579}
580
581struct sys_timer mx31moboard_timer = {
582 .init = mx31moboard_timer_init,
583};
584
031e9127
UKK
585static void __init mx31moboard_reserve(void)
586{
587 /* reserve 4 MiB for mx3-camera */
716a3dc2 588 mx3_camera_base = arm_memblock_steal(MX3_CAMERA_BUF_SIZE,
031e9127 589 MX3_CAMERA_BUF_SIZE);
031e9127
UKK
590}
591
988d2d49 592MACHINE_START(MX31MOBOARD, "EPFL Mobots mx31moboard")
0fbe6b07 593 /* Maintainer: Philippe Retornaz, EPFL Mobots group */
dc8f1907 594 .atag_offset = 0x100,
031e9127 595 .reserve = mx31moboard_reserve,
97976e22
UKK
596 .map_io = mx31_map_io,
597 .init_early = imx31_init_early,
598 .init_irq = mx31_init_irq,
ffa2ea3f 599 .handle_irq = imx31_handle_irq,
97976e22 600 .timer = &mx31moboard_timer,
e134fb2b 601 .init_machine = mx31moboard_init,
65ea7884 602 .restart = mxc_restart,
988d2d49 603MACHINE_END