Commit | Line | Data |
---|---|---|
91cfbd4e TA |
1 | /* |
2 | * Exynos Generic power domain support. | |
3 | * | |
4 | * Copyright (c) 2012 Samsung Electronics Co., Ltd. | |
5 | * http://www.samsung.com | |
6 | * | |
7 | * Implementation of Exynos specific power domain control which is used in | |
8 | * conjunction with runtime-pm. Support for both device-tree and non-device-tree | |
9 | * based power domain support is included. | |
10 | * | |
11 | * This program is free software; you can redistribute it and/or modify | |
12 | * it under the terms of the GNU General Public License version 2 as | |
13 | * published by the Free Software Foundation. | |
14 | */ | |
15 | ||
16 | #include <linux/io.h> | |
17 | #include <linux/err.h> | |
18 | #include <linux/slab.h> | |
19 | #include <linux/pm_domain.h> | |
c760569d | 20 | #include <linux/clk.h> |
91cfbd4e TA |
21 | #include <linux/delay.h> |
22 | #include <linux/of_address.h> | |
8a65d236 TF |
23 | #include <linux/of_platform.h> |
24 | #include <linux/sched.h> | |
91cfbd4e | 25 | |
b634e38f | 26 | #define INT_LOCAL_PWR_EN 0x7 |
c760569d P |
27 | #define MAX_CLK_PER_DOMAIN 4 |
28 | ||
91cfbd4e TA |
29 | /* |
30 | * Exynos specific wrapper around the generic power domain | |
31 | */ | |
32 | struct exynos_pm_domain { | |
33 | void __iomem *base; | |
34 | char const *name; | |
35 | bool is_off; | |
36 | struct generic_pm_domain pd; | |
c760569d P |
37 | struct clk *oscclk; |
38 | struct clk *clk[MAX_CLK_PER_DOMAIN]; | |
39 | struct clk *pclk[MAX_CLK_PER_DOMAIN]; | |
528eae6c | 40 | struct clk *asb_clk[MAX_CLK_PER_DOMAIN]; |
91cfbd4e TA |
41 | }; |
42 | ||
43 | static int exynos_pd_power(struct generic_pm_domain *domain, bool power_on) | |
44 | { | |
45 | struct exynos_pm_domain *pd; | |
46 | void __iomem *base; | |
47 | u32 timeout, pwr; | |
48 | char *op; | |
528eae6c | 49 | int i; |
91cfbd4e TA |
50 | |
51 | pd = container_of(domain, struct exynos_pm_domain, pd); | |
52 | base = pd->base; | |
53 | ||
528eae6c AH |
54 | for (i = 0; i < MAX_CLK_PER_DOMAIN; i++) { |
55 | if (IS_ERR(pd->asb_clk[i])) | |
56 | break; | |
57 | clk_prepare_enable(pd->asb_clk[i]); | |
58 | } | |
59 | ||
c760569d P |
60 | /* Set oscclk before powering off a domain*/ |
61 | if (!power_on) { | |
c760569d P |
62 | for (i = 0; i < MAX_CLK_PER_DOMAIN; i++) { |
63 | if (IS_ERR(pd->clk[i])) | |
64 | break; | |
65 | if (clk_set_parent(pd->clk[i], pd->oscclk)) | |
66 | pr_err("%s: error setting oscclk as parent to clock %d\n", | |
67 | pd->name, i); | |
68 | } | |
69 | } | |
70 | ||
b634e38f | 71 | pwr = power_on ? INT_LOCAL_PWR_EN : 0; |
91cfbd4e TA |
72 | __raw_writel(pwr, base); |
73 | ||
74 | /* Wait max 1ms */ | |
75 | timeout = 10; | |
76 | ||
b634e38f | 77 | while ((__raw_readl(base + 0x4) & INT_LOCAL_PWR_EN) != pwr) { |
91cfbd4e TA |
78 | if (!timeout) { |
79 | op = (power_on) ? "enable" : "disable"; | |
80 | pr_err("Power domain %s %s failed\n", domain->name, op); | |
81 | return -ETIMEDOUT; | |
82 | } | |
83 | timeout--; | |
84 | cpu_relax(); | |
85 | usleep_range(80, 100); | |
86 | } | |
c760569d P |
87 | |
88 | /* Restore clocks after powering on a domain*/ | |
89 | if (power_on) { | |
c760569d P |
90 | for (i = 0; i < MAX_CLK_PER_DOMAIN; i++) { |
91 | if (IS_ERR(pd->clk[i])) | |
92 | break; | |
93 | if (clk_set_parent(pd->clk[i], pd->pclk[i])) | |
94 | pr_err("%s: error setting parent to clock%d\n", | |
95 | pd->name, i); | |
96 | } | |
97 | } | |
98 | ||
528eae6c AH |
99 | for (i = 0; i < MAX_CLK_PER_DOMAIN; i++) { |
100 | if (IS_ERR(pd->asb_clk[i])) | |
101 | break; | |
102 | clk_disable_unprepare(pd->asb_clk[i]); | |
103 | } | |
104 | ||
91cfbd4e TA |
105 | return 0; |
106 | } | |
107 | ||
108 | static int exynos_pd_power_on(struct generic_pm_domain *domain) | |
109 | { | |
110 | return exynos_pd_power(domain, true); | |
111 | } | |
112 | ||
113 | static int exynos_pd_power_off(struct generic_pm_domain *domain) | |
114 | { | |
115 | return exynos_pd_power(domain, false); | |
116 | } | |
117 | ||
8eaa9e42 | 118 | static __init int exynos4_pm_init_power_domain(void) |
91cfbd4e | 119 | { |
8a65d236 | 120 | struct platform_device *pdev; |
91cfbd4e TA |
121 | struct device_node *np; |
122 | ||
123 | for_each_compatible_node(np, NULL, "samsung,exynos4210-pd") { | |
124 | struct exynos_pm_domain *pd; | |
c760569d P |
125 | int on, i; |
126 | struct device *dev; | |
91cfbd4e | 127 | |
8a65d236 | 128 | pdev = of_find_device_by_node(np); |
c88cad34 KK |
129 | if (!pdev) { |
130 | pr_err("%s: failed to find device for node %s\n", | |
131 | __func__, np->name); | |
132 | of_node_put(np); | |
133 | continue; | |
134 | } | |
c760569d | 135 | dev = &pdev->dev; |
8a65d236 | 136 | |
91cfbd4e TA |
137 | pd = kzalloc(sizeof(*pd), GFP_KERNEL); |
138 | if (!pd) { | |
139 | pr_err("%s: failed to allocate memory for domain\n", | |
140 | __func__); | |
fe4034a3 | 141 | of_node_put(np); |
91cfbd4e TA |
142 | return -ENOMEM; |
143 | } | |
144 | ||
70e9d7b5 | 145 | pd->pd.name = kstrdup(dev_name(dev), GFP_KERNEL); |
c88cad34 KK |
146 | if (!pd->pd.name) { |
147 | kfree(pd); | |
148 | of_node_put(np); | |
149 | return -ENOMEM; | |
150 | } | |
151 | ||
7add0ec0 | 152 | pd->name = pd->pd.name; |
91cfbd4e | 153 | pd->base = of_iomap(np, 0); |
ef2156cf KK |
154 | if (!pd->base) { |
155 | dev_warn(&pdev->dev, "Failed to map memory\n"); | |
156 | kfree(pd->pd.name); | |
157 | kfree(pd); | |
158 | of_node_put(np); | |
159 | continue; | |
160 | } | |
161 | ||
91cfbd4e TA |
162 | pd->pd.power_off = exynos_pd_power_off; |
163 | pd->pd.power_on = exynos_pd_power_on; | |
2ed5f236 | 164 | |
528eae6c AH |
165 | for (i = 0; i < MAX_CLK_PER_DOMAIN; i++) { |
166 | char clk_name[8]; | |
167 | ||
168 | snprintf(clk_name, sizeof(clk_name), "asb%d", i); | |
169 | pd->asb_clk[i] = clk_get(dev, clk_name); | |
170 | if (IS_ERR(pd->asb_clk[i])) | |
171 | break; | |
172 | } | |
173 | ||
c760569d P |
174 | pd->oscclk = clk_get(dev, "oscclk"); |
175 | if (IS_ERR(pd->oscclk)) | |
176 | goto no_clk; | |
177 | ||
178 | for (i = 0; i < MAX_CLK_PER_DOMAIN; i++) { | |
179 | char clk_name[8]; | |
180 | ||
181 | snprintf(clk_name, sizeof(clk_name), "clk%d", i); | |
182 | pd->clk[i] = clk_get(dev, clk_name); | |
183 | if (IS_ERR(pd->clk[i])) | |
184 | break; | |
185 | snprintf(clk_name, sizeof(clk_name), "pclk%d", i); | |
186 | pd->pclk[i] = clk_get(dev, clk_name); | |
187 | if (IS_ERR(pd->pclk[i])) { | |
188 | clk_put(pd->clk[i]); | |
189 | pd->clk[i] = ERR_PTR(-EINVAL); | |
190 | break; | |
191 | } | |
192 | } | |
193 | ||
194 | if (IS_ERR(pd->clk[0])) | |
195 | clk_put(pd->oscclk); | |
196 | ||
197 | no_clk: | |
b634e38f | 198 | on = __raw_readl(pd->base + 0x4) & INT_LOCAL_PWR_EN; |
2ed5f236 TF |
199 | |
200 | pm_genpd_init(&pd->pd, NULL, !on); | |
a4a8c2c4 | 201 | of_genpd_add_provider_simple(np, &pd->pd); |
91cfbd4e | 202 | } |
8a65d236 | 203 | |
0f780751 MS |
204 | /* Assign the child power domains to their parents */ |
205 | for_each_compatible_node(np, NULL, "samsung,exynos4210-pd") { | |
206 | struct generic_pm_domain *child_domain, *parent_domain; | |
207 | struct of_phandle_args args; | |
208 | ||
209 | args.np = np; | |
210 | args.args_count = 0; | |
211 | child_domain = of_genpd_get_from_provider(&args); | |
0b7dc0ff | 212 | if (IS_ERR(child_domain)) |
fe4034a3 | 213 | goto next_pd; |
0f780751 MS |
214 | |
215 | if (of_parse_phandle_with_args(np, "power-domains", | |
216 | "#power-domain-cells", 0, &args) != 0) | |
fe4034a3 | 217 | goto next_pd; |
0f780751 MS |
218 | |
219 | parent_domain = of_genpd_get_from_provider(&args); | |
0b7dc0ff | 220 | if (IS_ERR(parent_domain)) |
fe4034a3 | 221 | goto next_pd; |
0f780751 MS |
222 | |
223 | if (pm_genpd_add_subdomain(parent_domain, child_domain)) | |
224 | pr_warn("%s failed to add subdomain: %s\n", | |
225 | parent_domain->name, child_domain->name); | |
226 | else | |
227 | pr_info("%s has as child subdomain: %s.\n", | |
228 | parent_domain->name, child_domain->name); | |
fe4034a3 | 229 | next_pd: |
0f780751 MS |
230 | of_node_put(np); |
231 | } | |
232 | ||
91cfbd4e TA |
233 | return 0; |
234 | } | |
91cfbd4e | 235 | arch_initcall(exynos4_pm_init_power_domain); |