Commit | Line | Data |
---|---|---|
edabd38e | 1 | /* |
edabd38e SB |
2 | * This file is licensed under the terms of the GNU General Public |
3 | * License version 2. This program is licensed "as is" without any | |
4 | * warranty of any kind, whether express or implied. | |
5 | */ | |
6 | ||
7 | #ifndef __ASM_ARCH_PM_H | |
8 | #define __ASM_ARCH_PM_H | |
9 | ||
10 | #include <asm/errno.h> | |
ce78179e | 11 | #include "irqs.h" |
edabd38e SB |
12 | |
13 | #define CLOCK_GATING_CONTROL (DOVE_PMU_VIRT_BASE + 0x38) | |
52167471 SH |
14 | #define CLOCK_GATING_BIT_USB0 0 |
15 | #define CLOCK_GATING_BIT_USB1 1 | |
16 | #define CLOCK_GATING_BIT_GBE 2 | |
17 | #define CLOCK_GATING_BIT_SATA 3 | |
18 | #define CLOCK_GATING_BIT_PCIE0 4 | |
19 | #define CLOCK_GATING_BIT_PCIE1 5 | |
20 | #define CLOCK_GATING_BIT_SDIO0 8 | |
21 | #define CLOCK_GATING_BIT_SDIO1 9 | |
22 | #define CLOCK_GATING_BIT_NAND 10 | |
23 | #define CLOCK_GATING_BIT_CAMERA 11 | |
24 | #define CLOCK_GATING_BIT_I2S0 12 | |
25 | #define CLOCK_GATING_BIT_I2S1 13 | |
26 | #define CLOCK_GATING_BIT_CRYPTO 15 | |
27 | #define CLOCK_GATING_BIT_AC97 21 | |
28 | #define CLOCK_GATING_BIT_PDMA 22 | |
29 | #define CLOCK_GATING_BIT_XOR0 23 | |
30 | #define CLOCK_GATING_BIT_XOR1 24 | |
31 | #define CLOCK_GATING_BIT_GIGA_PHY 30 | |
32 | #define CLOCK_GATING_USB0_MASK (1 << CLOCK_GATING_BIT_USB0) | |
33 | #define CLOCK_GATING_USB1_MASK (1 << CLOCK_GATING_BIT_USB1) | |
34 | #define CLOCK_GATING_GBE_MASK (1 << CLOCK_GATING_BIT_GBE) | |
35 | #define CLOCK_GATING_SATA_MASK (1 << CLOCK_GATING_BIT_SATA) | |
36 | #define CLOCK_GATING_PCIE0_MASK (1 << CLOCK_GATING_BIT_PCIE0) | |
37 | #define CLOCK_GATING_PCIE1_MASK (1 << CLOCK_GATING_BIT_PCIE1) | |
38 | #define CLOCK_GATING_SDIO0_MASK (1 << CLOCK_GATING_BIT_SDIO0) | |
39 | #define CLOCK_GATING_SDIO1_MASK (1 << CLOCK_GATING_BIT_SDIO1) | |
40 | #define CLOCK_GATING_NAND_MASK (1 << CLOCK_GATING_BIT_NAND) | |
41 | #define CLOCK_GATING_CAMERA_MASK (1 << CLOCK_GATING_BIT_CAMERA) | |
42 | #define CLOCK_GATING_I2S0_MASK (1 << CLOCK_GATING_BIT_I2S0) | |
43 | #define CLOCK_GATING_I2S1_MASK (1 << CLOCK_GATING_BIT_I2S1) | |
44 | #define CLOCK_GATING_CRYPTO_MASK (1 << CLOCK_GATING_BIT_CRYPTO) | |
45 | #define CLOCK_GATING_AC97_MASK (1 << CLOCK_GATING_BIT_AC97) | |
46 | #define CLOCK_GATING_PDMA_MASK (1 << CLOCK_GATING_BIT_PDMA) | |
47 | #define CLOCK_GATING_XOR0_MASK (1 << CLOCK_GATING_BIT_XOR0) | |
48 | #define CLOCK_GATING_XOR1_MASK (1 << CLOCK_GATING_BIT_XOR1) | |
49 | #define CLOCK_GATING_GIGA_PHY_MASK (1 << CLOCK_GATING_BIT_GIGA_PHY) | |
edabd38e SB |
50 | |
51 | #define PMU_INTERRUPT_CAUSE (DOVE_PMU_VIRT_BASE + 0x50) | |
edabd38e | 52 | |
c5d431e8 RK |
53 | #define PMU_SW_RST_VIDEO_MASK BIT(16) |
54 | #define PMU_SW_RST_GPU_MASK BIT(18) | |
edabd38e | 55 | |
c5d431e8 RK |
56 | #define PMU_PWR_GPU_PWR_DWN_MASK BIT(2) |
57 | #define PMU_PWR_VPU_PWR_DWN_MASK BIT(3) | |
edabd38e | 58 | |
c5d431e8 RK |
59 | #define PMU_ISO_VIDEO_MASK BIT(0) |
60 | #define PMU_ISO_GPU_MASK BIT(1) | |
edabd38e SB |
61 | |
62 | #endif |