Commit | Line | Data |
---|---|---|
e38d92fd KH |
1 | /* |
2 | * TI DaVinci DM644x chip specific setup | |
3 | * | |
4 | * Author: Kevin Hilman, Deep Root Systems, LLC | |
5 | * | |
6 | * 2007 (c) Deep Root Systems, LLC. This file is licensed under | |
7 | * the terms of the GNU General Public License version 2. This program | |
8 | * is licensed "as is" without any warranty of any kind, whether express | |
9 | * or implied. | |
10 | */ | |
b7f080cf | 11 | #include <linux/dma-mapping.h> |
e38d92fd KH |
12 | #include <linux/init.h> |
13 | #include <linux/clk.h> | |
65e866a9 | 14 | #include <linux/serial_8250.h> |
e38d92fd | 15 | #include <linux/platform_device.h> |
3ad7a42d | 16 | #include <linux/platform_data/edma.h> |
9cc1515c | 17 | #include <linux/platform_data/gpio-davinci.h> |
e38d92fd | 18 | |
79c3c0b7 MG |
19 | #include <asm/mach/map.h> |
20 | ||
e38d92fd | 21 | #include <mach/cputype.h> |
e38d92fd KH |
22 | #include <mach/irqs.h> |
23 | #include <mach/psc.h> | |
24 | #include <mach/mux.h> | |
f64691b3 | 25 | #include <mach/time.h> |
65e866a9 | 26 | #include <mach/serial.h> |
79c3c0b7 | 27 | #include <mach/common.h> |
e38d92fd | 28 | |
39c6d2d1 | 29 | #include "davinci.h" |
e38d92fd KH |
30 | #include "clock.h" |
31 | #include "mux.h" | |
896f66b7 | 32 | #include "asp.h" |
e38d92fd | 33 | |
85609c1c | 34 | #define DAVINCI_VPIF_BASE (0x01C12000) |
85609c1c MK |
35 | |
36 | #define VDD3P3V_VID_MASK (BIT_MASK(3) | BIT_MASK(2) | BIT_MASK(1) |\ | |
37 | BIT_MASK(0)) | |
38 | #define VSCLKDIS_MASK (BIT_MASK(11) | BIT_MASK(10) | BIT_MASK(9) |\ | |
39 | BIT_MASK(8)) | |
40 | ||
e38d92fd KH |
41 | /* |
42 | * Device specific clocks | |
43 | */ | |
56e580d7 | 44 | #define DM646X_REF_FREQ 27000000 |
e38d92fd KH |
45 | #define DM646X_AUX_FREQ 24000000 |
46 | ||
3d091406 MH |
47 | #define DM646X_EMAC_BASE 0x01c80000 |
48 | #define DM646X_EMAC_MDIO_BASE (DM646X_EMAC_BASE + 0x4000) | |
49 | #define DM646X_EMAC_CNTRL_OFFSET 0x0000 | |
50 | #define DM646X_EMAC_CNTRL_MOD_OFFSET 0x1000 | |
51 | #define DM646X_EMAC_CNTRL_RAM_OFFSET 0x2000 | |
52 | #define DM646X_EMAC_CNTRL_RAM_SIZE 0x2000 | |
53 | ||
e38d92fd KH |
54 | static struct pll_data pll1_data = { |
55 | .num = 1, | |
56 | .phys_base = DAVINCI_PLL1_BASE, | |
57 | }; | |
58 | ||
59 | static struct pll_data pll2_data = { | |
60 | .num = 2, | |
61 | .phys_base = DAVINCI_PLL2_BASE, | |
62 | }; | |
63 | ||
64 | static struct clk ref_clk = { | |
65 | .name = "ref_clk", | |
56e580d7 SN |
66 | .rate = DM646X_REF_FREQ, |
67 | .set_rate = davinci_simple_set_rate, | |
e38d92fd KH |
68 | }; |
69 | ||
70 | static struct clk aux_clkin = { | |
71 | .name = "aux_clkin", | |
72 | .rate = DM646X_AUX_FREQ, | |
73 | }; | |
74 | ||
75 | static struct clk pll1_clk = { | |
76 | .name = "pll1", | |
77 | .parent = &ref_clk, | |
78 | .pll_data = &pll1_data, | |
79 | .flags = CLK_PLL, | |
80 | }; | |
81 | ||
82 | static struct clk pll1_sysclk1 = { | |
83 | .name = "pll1_sysclk1", | |
84 | .parent = &pll1_clk, | |
85 | .flags = CLK_PLL, | |
86 | .div_reg = PLLDIV1, | |
87 | }; | |
88 | ||
89 | static struct clk pll1_sysclk2 = { | |
90 | .name = "pll1_sysclk2", | |
91 | .parent = &pll1_clk, | |
92 | .flags = CLK_PLL, | |
93 | .div_reg = PLLDIV2, | |
94 | }; | |
95 | ||
96 | static struct clk pll1_sysclk3 = { | |
97 | .name = "pll1_sysclk3", | |
98 | .parent = &pll1_clk, | |
99 | .flags = CLK_PLL, | |
100 | .div_reg = PLLDIV3, | |
101 | }; | |
102 | ||
103 | static struct clk pll1_sysclk4 = { | |
104 | .name = "pll1_sysclk4", | |
105 | .parent = &pll1_clk, | |
106 | .flags = CLK_PLL, | |
107 | .div_reg = PLLDIV4, | |
108 | }; | |
109 | ||
110 | static struct clk pll1_sysclk5 = { | |
111 | .name = "pll1_sysclk5", | |
112 | .parent = &pll1_clk, | |
113 | .flags = CLK_PLL, | |
114 | .div_reg = PLLDIV5, | |
115 | }; | |
116 | ||
117 | static struct clk pll1_sysclk6 = { | |
118 | .name = "pll1_sysclk6", | |
119 | .parent = &pll1_clk, | |
120 | .flags = CLK_PLL, | |
121 | .div_reg = PLLDIV6, | |
122 | }; | |
123 | ||
124 | static struct clk pll1_sysclk8 = { | |
125 | .name = "pll1_sysclk8", | |
126 | .parent = &pll1_clk, | |
127 | .flags = CLK_PLL, | |
128 | .div_reg = PLLDIV8, | |
129 | }; | |
130 | ||
131 | static struct clk pll1_sysclk9 = { | |
132 | .name = "pll1_sysclk9", | |
133 | .parent = &pll1_clk, | |
134 | .flags = CLK_PLL, | |
135 | .div_reg = PLLDIV9, | |
136 | }; | |
137 | ||
138 | static struct clk pll1_sysclkbp = { | |
139 | .name = "pll1_sysclkbp", | |
140 | .parent = &pll1_clk, | |
141 | .flags = CLK_PLL | PRE_PLL, | |
142 | .div_reg = BPDIV, | |
143 | }; | |
144 | ||
145 | static struct clk pll1_aux_clk = { | |
146 | .name = "pll1_aux_clk", | |
147 | .parent = &pll1_clk, | |
148 | .flags = CLK_PLL | PRE_PLL, | |
149 | }; | |
150 | ||
151 | static struct clk pll2_clk = { | |
152 | .name = "pll2_clk", | |
153 | .parent = &ref_clk, | |
154 | .pll_data = &pll2_data, | |
155 | .flags = CLK_PLL, | |
156 | }; | |
157 | ||
158 | static struct clk pll2_sysclk1 = { | |
159 | .name = "pll2_sysclk1", | |
160 | .parent = &pll2_clk, | |
161 | .flags = CLK_PLL, | |
162 | .div_reg = PLLDIV1, | |
163 | }; | |
164 | ||
165 | static struct clk dsp_clk = { | |
166 | .name = "dsp", | |
167 | .parent = &pll1_sysclk1, | |
168 | .lpsc = DM646X_LPSC_C64X_CPU, | |
e38d92fd KH |
169 | .usecount = 1, /* REVISIT how to disable? */ |
170 | }; | |
171 | ||
172 | static struct clk arm_clk = { | |
173 | .name = "arm", | |
174 | .parent = &pll1_sysclk2, | |
175 | .lpsc = DM646X_LPSC_ARM, | |
176 | .flags = ALWAYS_ENABLED, | |
177 | }; | |
178 | ||
2bcb613a SR |
179 | static struct clk edma_cc_clk = { |
180 | .name = "edma_cc", | |
181 | .parent = &pll1_sysclk2, | |
182 | .lpsc = DM646X_LPSC_TPCC, | |
183 | .flags = ALWAYS_ENABLED, | |
184 | }; | |
185 | ||
186 | static struct clk edma_tc0_clk = { | |
187 | .name = "edma_tc0", | |
188 | .parent = &pll1_sysclk2, | |
189 | .lpsc = DM646X_LPSC_TPTC0, | |
190 | .flags = ALWAYS_ENABLED, | |
191 | }; | |
192 | ||
193 | static struct clk edma_tc1_clk = { | |
194 | .name = "edma_tc1", | |
195 | .parent = &pll1_sysclk2, | |
196 | .lpsc = DM646X_LPSC_TPTC1, | |
197 | .flags = ALWAYS_ENABLED, | |
198 | }; | |
199 | ||
200 | static struct clk edma_tc2_clk = { | |
201 | .name = "edma_tc2", | |
202 | .parent = &pll1_sysclk2, | |
203 | .lpsc = DM646X_LPSC_TPTC2, | |
204 | .flags = ALWAYS_ENABLED, | |
205 | }; | |
206 | ||
207 | static struct clk edma_tc3_clk = { | |
208 | .name = "edma_tc3", | |
209 | .parent = &pll1_sysclk2, | |
210 | .lpsc = DM646X_LPSC_TPTC3, | |
211 | .flags = ALWAYS_ENABLED, | |
212 | }; | |
213 | ||
e38d92fd KH |
214 | static struct clk uart0_clk = { |
215 | .name = "uart0", | |
216 | .parent = &aux_clkin, | |
217 | .lpsc = DM646X_LPSC_UART0, | |
218 | }; | |
219 | ||
220 | static struct clk uart1_clk = { | |
221 | .name = "uart1", | |
222 | .parent = &aux_clkin, | |
223 | .lpsc = DM646X_LPSC_UART1, | |
224 | }; | |
225 | ||
226 | static struct clk uart2_clk = { | |
227 | .name = "uart2", | |
228 | .parent = &aux_clkin, | |
229 | .lpsc = DM646X_LPSC_UART2, | |
230 | }; | |
231 | ||
232 | static struct clk i2c_clk = { | |
233 | .name = "I2CCLK", | |
234 | .parent = &pll1_sysclk3, | |
235 | .lpsc = DM646X_LPSC_I2C, | |
236 | }; | |
237 | ||
238 | static struct clk gpio_clk = { | |
239 | .name = "gpio", | |
240 | .parent = &pll1_sysclk3, | |
241 | .lpsc = DM646X_LPSC_GPIO, | |
242 | }; | |
243 | ||
75d0fa70 C |
244 | static struct clk mcasp0_clk = { |
245 | .name = "mcasp0", | |
246 | .parent = &pll1_sysclk3, | |
247 | .lpsc = DM646X_LPSC_McASP0, | |
248 | }; | |
249 | ||
250 | static struct clk mcasp1_clk = { | |
251 | .name = "mcasp1", | |
252 | .parent = &pll1_sysclk3, | |
253 | .lpsc = DM646X_LPSC_McASP1, | |
254 | }; | |
255 | ||
e38d92fd KH |
256 | static struct clk aemif_clk = { |
257 | .name = "aemif", | |
258 | .parent = &pll1_sysclk3, | |
259 | .lpsc = DM646X_LPSC_AEMIF, | |
260 | .flags = ALWAYS_ENABLED, | |
261 | }; | |
262 | ||
263 | static struct clk emac_clk = { | |
264 | .name = "emac", | |
265 | .parent = &pll1_sysclk3, | |
266 | .lpsc = DM646X_LPSC_EMAC, | |
267 | }; | |
268 | ||
269 | static struct clk pwm0_clk = { | |
270 | .name = "pwm0", | |
271 | .parent = &pll1_sysclk3, | |
272 | .lpsc = DM646X_LPSC_PWM0, | |
273 | .usecount = 1, /* REVIST: disabling hangs system */ | |
274 | }; | |
275 | ||
276 | static struct clk pwm1_clk = { | |
277 | .name = "pwm1", | |
278 | .parent = &pll1_sysclk3, | |
279 | .lpsc = DM646X_LPSC_PWM1, | |
280 | .usecount = 1, /* REVIST: disabling hangs system */ | |
281 | }; | |
282 | ||
283 | static struct clk timer0_clk = { | |
284 | .name = "timer0", | |
285 | .parent = &pll1_sysclk3, | |
286 | .lpsc = DM646X_LPSC_TIMER0, | |
287 | }; | |
288 | ||
289 | static struct clk timer1_clk = { | |
290 | .name = "timer1", | |
291 | .parent = &pll1_sysclk3, | |
292 | .lpsc = DM646X_LPSC_TIMER1, | |
293 | }; | |
294 | ||
295 | static struct clk timer2_clk = { | |
296 | .name = "timer2", | |
297 | .parent = &pll1_sysclk3, | |
298 | .flags = ALWAYS_ENABLED, /* no LPSC, always enabled; c.f. spruep9a */ | |
299 | }; | |
300 | ||
3e25d5f4 HP |
301 | |
302 | static struct clk ide_clk = { | |
303 | .name = "ide", | |
304 | .parent = &pll1_sysclk4, | |
305 | .lpsc = DAVINCI_LPSC_ATA, | |
306 | }; | |
307 | ||
e38d92fd KH |
308 | static struct clk vpif0_clk = { |
309 | .name = "vpif0", | |
310 | .parent = &ref_clk, | |
311 | .lpsc = DM646X_LPSC_VPSSMSTR, | |
312 | .flags = ALWAYS_ENABLED, | |
313 | }; | |
314 | ||
315 | static struct clk vpif1_clk = { | |
316 | .name = "vpif1", | |
317 | .parent = &ref_clk, | |
318 | .lpsc = DM646X_LPSC_VPSSSLV, | |
319 | .flags = ALWAYS_ENABLED, | |
320 | }; | |
321 | ||
28552c2e | 322 | static struct clk_lookup dm646x_clks[] = { |
e38d92fd KH |
323 | CLK(NULL, "ref", &ref_clk), |
324 | CLK(NULL, "aux", &aux_clkin), | |
325 | CLK(NULL, "pll1", &pll1_clk), | |
326 | CLK(NULL, "pll1_sysclk", &pll1_sysclk1), | |
327 | CLK(NULL, "pll1_sysclk", &pll1_sysclk2), | |
328 | CLK(NULL, "pll1_sysclk", &pll1_sysclk3), | |
329 | CLK(NULL, "pll1_sysclk", &pll1_sysclk4), | |
330 | CLK(NULL, "pll1_sysclk", &pll1_sysclk5), | |
331 | CLK(NULL, "pll1_sysclk", &pll1_sysclk6), | |
332 | CLK(NULL, "pll1_sysclk", &pll1_sysclk8), | |
333 | CLK(NULL, "pll1_sysclk", &pll1_sysclk9), | |
334 | CLK(NULL, "pll1_sysclk", &pll1_sysclkbp), | |
335 | CLK(NULL, "pll1_aux", &pll1_aux_clk), | |
336 | CLK(NULL, "pll2", &pll2_clk), | |
337 | CLK(NULL, "pll2_sysclk1", &pll2_sysclk1), | |
338 | CLK(NULL, "dsp", &dsp_clk), | |
339 | CLK(NULL, "arm", &arm_clk), | |
2bcb613a SR |
340 | CLK(NULL, "edma_cc", &edma_cc_clk), |
341 | CLK(NULL, "edma_tc0", &edma_tc0_clk), | |
342 | CLK(NULL, "edma_tc1", &edma_tc1_clk), | |
343 | CLK(NULL, "edma_tc2", &edma_tc2_clk), | |
344 | CLK(NULL, "edma_tc3", &edma_tc3_clk), | |
19955c3d MP |
345 | CLK("serial8250.0", NULL, &uart0_clk), |
346 | CLK("serial8250.1", NULL, &uart1_clk), | |
347 | CLK("serial8250.2", NULL, &uart2_clk), | |
e38d92fd KH |
348 | CLK("i2c_davinci.1", NULL, &i2c_clk), |
349 | CLK(NULL, "gpio", &gpio_clk), | |
61aa0732 KH |
350 | CLK("davinci-mcasp.0", NULL, &mcasp0_clk), |
351 | CLK("davinci-mcasp.1", NULL, &mcasp1_clk), | |
e38d92fd KH |
352 | CLK(NULL, "aemif", &aemif_clk), |
353 | CLK("davinci_emac.1", NULL, &emac_clk), | |
46c18334 | 354 | CLK("davinci_mdio.0", "fck", &emac_clk), |
e38d92fd KH |
355 | CLK(NULL, "pwm0", &pwm0_clk), |
356 | CLK(NULL, "pwm1", &pwm1_clk), | |
357 | CLK(NULL, "timer0", &timer0_clk), | |
358 | CLK(NULL, "timer1", &timer1_clk), | |
84374812 | 359 | CLK("davinci-wdt", NULL, &timer2_clk), |
3e25d5f4 | 360 | CLK("palm_bk3710", NULL, &ide_clk), |
e38d92fd KH |
361 | CLK(NULL, "vpif0", &vpif0_clk), |
362 | CLK(NULL, "vpif1", &vpif1_clk), | |
363 | CLK(NULL, NULL, NULL), | |
364 | }; | |
365 | ||
972412b6 MG |
366 | static struct emac_platform_data dm646x_emac_pdata = { |
367 | .ctrl_reg_offset = DM646X_EMAC_CNTRL_OFFSET, | |
368 | .ctrl_mod_reg_offset = DM646X_EMAC_CNTRL_MOD_OFFSET, | |
369 | .ctrl_ram_offset = DM646X_EMAC_CNTRL_RAM_OFFSET, | |
972412b6 MG |
370 | .ctrl_ram_size = DM646X_EMAC_CNTRL_RAM_SIZE, |
371 | .version = EMAC_VERSION_2, | |
372 | }; | |
373 | ||
ac7b75b5 KH |
374 | static struct resource dm646x_emac_resources[] = { |
375 | { | |
376 | .start = DM646X_EMAC_BASE, | |
d22960c8 | 377 | .end = DM646X_EMAC_BASE + SZ_16K - 1, |
ac7b75b5 KH |
378 | .flags = IORESOURCE_MEM, |
379 | }, | |
380 | { | |
381 | .start = IRQ_DM646X_EMACRXTHINT, | |
382 | .end = IRQ_DM646X_EMACRXTHINT, | |
383 | .flags = IORESOURCE_IRQ, | |
384 | }, | |
385 | { | |
386 | .start = IRQ_DM646X_EMACRXINT, | |
387 | .end = IRQ_DM646X_EMACRXINT, | |
388 | .flags = IORESOURCE_IRQ, | |
389 | }, | |
390 | { | |
391 | .start = IRQ_DM646X_EMACTXINT, | |
392 | .end = IRQ_DM646X_EMACTXINT, | |
393 | .flags = IORESOURCE_IRQ, | |
394 | }, | |
395 | { | |
396 | .start = IRQ_DM646X_EMACMISCINT, | |
397 | .end = IRQ_DM646X_EMACMISCINT, | |
398 | .flags = IORESOURCE_IRQ, | |
399 | }, | |
400 | }; | |
401 | ||
402 | static struct platform_device dm646x_emac_device = { | |
403 | .name = "davinci_emac", | |
404 | .id = 1, | |
972412b6 MG |
405 | .dev = { |
406 | .platform_data = &dm646x_emac_pdata, | |
407 | }, | |
ac7b75b5 KH |
408 | .num_resources = ARRAY_SIZE(dm646x_emac_resources), |
409 | .resource = dm646x_emac_resources, | |
410 | }; | |
411 | ||
d22960c8 CC |
412 | static struct resource dm646x_mdio_resources[] = { |
413 | { | |
414 | .start = DM646X_EMAC_MDIO_BASE, | |
415 | .end = DM646X_EMAC_MDIO_BASE + SZ_4K - 1, | |
416 | .flags = IORESOURCE_MEM, | |
417 | }, | |
418 | }; | |
419 | ||
420 | static struct platform_device dm646x_mdio_device = { | |
421 | .name = "davinci_mdio", | |
422 | .id = 0, | |
423 | .num_resources = ARRAY_SIZE(dm646x_mdio_resources), | |
424 | .resource = dm646x_mdio_resources, | |
425 | }; | |
426 | ||
e38d92fd KH |
427 | /* |
428 | * Device specific mux setup | |
429 | * | |
430 | * soc description mux mode mode mux dbg | |
431 | * reg offset mask mode | |
432 | */ | |
433 | static const struct mux_config dm646x_pins[] = { | |
0e585952 | 434 | #ifdef CONFIG_DAVINCI_MUX |
3e25d5f4 | 435 | MUX_CFG(DM646X, ATAEN, 0, 0, 5, 1, true) |
e38d92fd KH |
436 | |
437 | MUX_CFG(DM646X, AUDCK1, 0, 29, 1, 0, false) | |
438 | ||
439 | MUX_CFG(DM646X, AUDCK0, 0, 28, 1, 0, false) | |
440 | ||
441 | MUX_CFG(DM646X, CRGMUX, 0, 24, 7, 5, true) | |
442 | ||
443 | MUX_CFG(DM646X, STSOMUX_DISABLE, 0, 22, 3, 0, true) | |
444 | ||
445 | MUX_CFG(DM646X, STSIMUX_DISABLE, 0, 20, 3, 0, true) | |
446 | ||
447 | MUX_CFG(DM646X, PTSOMUX_DISABLE, 0, 18, 3, 0, true) | |
448 | ||
449 | MUX_CFG(DM646X, PTSIMUX_DISABLE, 0, 16, 3, 0, true) | |
450 | ||
451 | MUX_CFG(DM646X, STSOMUX, 0, 22, 3, 2, true) | |
452 | ||
453 | MUX_CFG(DM646X, STSIMUX, 0, 20, 3, 2, true) | |
454 | ||
455 | MUX_CFG(DM646X, PTSOMUX_PARALLEL, 0, 18, 3, 2, true) | |
456 | ||
457 | MUX_CFG(DM646X, PTSIMUX_PARALLEL, 0, 16, 3, 2, true) | |
458 | ||
459 | MUX_CFG(DM646X, PTSOMUX_SERIAL, 0, 18, 3, 3, true) | |
460 | ||
461 | MUX_CFG(DM646X, PTSIMUX_SERIAL, 0, 16, 3, 3, true) | |
0e585952 | 462 | #endif |
e38d92fd KH |
463 | }; |
464 | ||
673dd36f MG |
465 | static u8 dm646x_default_priorities[DAVINCI_N_AINTC_IRQ] = { |
466 | [IRQ_DM646X_VP_VERTINT0] = 7, | |
467 | [IRQ_DM646X_VP_VERTINT1] = 7, | |
468 | [IRQ_DM646X_VP_VERTINT2] = 7, | |
469 | [IRQ_DM646X_VP_VERTINT3] = 7, | |
470 | [IRQ_DM646X_VP_ERRINT] = 7, | |
471 | [IRQ_DM646X_RESERVED_1] = 7, | |
472 | [IRQ_DM646X_RESERVED_2] = 7, | |
473 | [IRQ_DM646X_WDINT] = 7, | |
474 | [IRQ_DM646X_CRGENINT0] = 7, | |
475 | [IRQ_DM646X_CRGENINT1] = 7, | |
476 | [IRQ_DM646X_TSIFINT0] = 7, | |
477 | [IRQ_DM646X_TSIFINT1] = 7, | |
478 | [IRQ_DM646X_VDCEINT] = 7, | |
479 | [IRQ_DM646X_USBINT] = 7, | |
480 | [IRQ_DM646X_USBDMAINT] = 7, | |
481 | [IRQ_DM646X_PCIINT] = 7, | |
482 | [IRQ_CCINT0] = 7, /* dma */ | |
483 | [IRQ_CCERRINT] = 7, /* dma */ | |
484 | [IRQ_TCERRINT0] = 7, /* dma */ | |
485 | [IRQ_TCERRINT] = 7, /* dma */ | |
486 | [IRQ_DM646X_TCERRINT2] = 7, | |
487 | [IRQ_DM646X_TCERRINT3] = 7, | |
488 | [IRQ_DM646X_IDE] = 7, | |
489 | [IRQ_DM646X_HPIINT] = 7, | |
490 | [IRQ_DM646X_EMACRXTHINT] = 7, | |
491 | [IRQ_DM646X_EMACRXINT] = 7, | |
492 | [IRQ_DM646X_EMACTXINT] = 7, | |
493 | [IRQ_DM646X_EMACMISCINT] = 7, | |
494 | [IRQ_DM646X_MCASP0TXINT] = 7, | |
495 | [IRQ_DM646X_MCASP0RXINT] = 7, | |
673dd36f MG |
496 | [IRQ_DM646X_RESERVED_3] = 7, |
497 | [IRQ_DM646X_MCASP1TXINT] = 7, /* clockevent */ | |
498 | [IRQ_TINT0_TINT34] = 7, /* clocksource */ | |
499 | [IRQ_TINT1_TINT12] = 7, /* DSP timer */ | |
500 | [IRQ_TINT1_TINT34] = 7, /* system tick */ | |
501 | [IRQ_PWMINT0] = 7, | |
502 | [IRQ_PWMINT1] = 7, | |
503 | [IRQ_DM646X_VLQINT] = 7, | |
504 | [IRQ_I2C] = 7, | |
505 | [IRQ_UARTINT0] = 7, | |
506 | [IRQ_UARTINT1] = 7, | |
507 | [IRQ_DM646X_UARTINT2] = 7, | |
508 | [IRQ_DM646X_SPINT0] = 7, | |
509 | [IRQ_DM646X_SPINT1] = 7, | |
510 | [IRQ_DM646X_DSP2ARMINT] = 7, | |
511 | [IRQ_DM646X_RESERVED_4] = 7, | |
512 | [IRQ_DM646X_PSCINT] = 7, | |
513 | [IRQ_DM646X_GPIO0] = 7, | |
514 | [IRQ_DM646X_GPIO1] = 7, | |
515 | [IRQ_DM646X_GPIO2] = 7, | |
516 | [IRQ_DM646X_GPIO3] = 7, | |
517 | [IRQ_DM646X_GPIO4] = 7, | |
518 | [IRQ_DM646X_GPIO5] = 7, | |
519 | [IRQ_DM646X_GPIO6] = 7, | |
520 | [IRQ_DM646X_GPIO7] = 7, | |
521 | [IRQ_DM646X_GPIOBNK0] = 7, | |
522 | [IRQ_DM646X_GPIOBNK1] = 7, | |
523 | [IRQ_DM646X_GPIOBNK2] = 7, | |
524 | [IRQ_DM646X_DDRINT] = 7, | |
525 | [IRQ_DM646X_AEMIFINT] = 7, | |
526 | [IRQ_COMMTX] = 7, | |
527 | [IRQ_COMMRX] = 7, | |
528 | [IRQ_EMUINT] = 7, | |
529 | }; | |
530 | ||
e38d92fd KH |
531 | /*----------------------------------------------------------------------*/ |
532 | ||
60902a2c | 533 | /* Four Transfer Controllers on DM646x */ |
d4cb7f40 | 534 | static s8 dm646x_queue_priority_mapping[][2] = { |
60902a2c SR |
535 | /* {event queue no, Priority} */ |
536 | {0, 4}, | |
537 | {1, 0}, | |
538 | {2, 5}, | |
539 | {3, 1}, | |
540 | {-1, -1}, | |
541 | }; | |
542 | ||
d4cb7f40 | 543 | static struct edma_soc_info dm646x_edma_pdata = { |
bc3ac9f3 | 544 | .queue_priority_mapping = dm646x_queue_priority_mapping, |
f23fe857 | 545 | .default_queue = EVENTQ_1, |
bc3ac9f3 SN |
546 | }; |
547 | ||
e38d92fd KH |
548 | static struct resource edma_resources[] = { |
549 | { | |
d4cb7f40 | 550 | .name = "edma3_cc", |
e38d92fd KH |
551 | .start = 0x01c00000, |
552 | .end = 0x01c00000 + SZ_64K - 1, | |
553 | .flags = IORESOURCE_MEM, | |
554 | }, | |
555 | { | |
d4cb7f40 | 556 | .name = "edma3_tc0", |
e38d92fd KH |
557 | .start = 0x01c10000, |
558 | .end = 0x01c10000 + SZ_1K - 1, | |
559 | .flags = IORESOURCE_MEM, | |
560 | }, | |
561 | { | |
d4cb7f40 | 562 | .name = "edma3_tc1", |
e38d92fd KH |
563 | .start = 0x01c10400, |
564 | .end = 0x01c10400 + SZ_1K - 1, | |
565 | .flags = IORESOURCE_MEM, | |
566 | }, | |
567 | { | |
d4cb7f40 | 568 | .name = "edma3_tc2", |
e38d92fd KH |
569 | .start = 0x01c10800, |
570 | .end = 0x01c10800 + SZ_1K - 1, | |
571 | .flags = IORESOURCE_MEM, | |
572 | }, | |
573 | { | |
d4cb7f40 | 574 | .name = "edma3_tc3", |
e38d92fd KH |
575 | .start = 0x01c10c00, |
576 | .end = 0x01c10c00 + SZ_1K - 1, | |
577 | .flags = IORESOURCE_MEM, | |
578 | }, | |
579 | { | |
d4cb7f40 | 580 | .name = "edma3_ccint", |
e38d92fd KH |
581 | .start = IRQ_CCINT0, |
582 | .flags = IORESOURCE_IRQ, | |
583 | }, | |
584 | { | |
d4cb7f40 | 585 | .name = "edma3_ccerrint", |
e38d92fd KH |
586 | .start = IRQ_CCERRINT, |
587 | .flags = IORESOURCE_IRQ, | |
588 | }, | |
589 | /* not using TC*_ERR */ | |
590 | }; | |
591 | ||
7ab388e8 PU |
592 | static const struct platform_device_info dm646x_edma_device __initconst = { |
593 | .name = "edma", | |
594 | .id = 0, | |
595 | .res = edma_resources, | |
596 | .num_res = ARRAY_SIZE(edma_resources), | |
597 | .data = &dm646x_edma_pdata, | |
598 | .size_data = sizeof(dm646x_edma_pdata), | |
e38d92fd KH |
599 | }; |
600 | ||
25acf553 C |
601 | static struct resource dm646x_mcasp0_resources[] = { |
602 | { | |
ee880dbd | 603 | .name = "mpu", |
25acf553 C |
604 | .start = DAVINCI_DM646X_MCASP0_REG_BASE, |
605 | .end = DAVINCI_DM646X_MCASP0_REG_BASE + (SZ_1K << 1) - 1, | |
606 | .flags = IORESOURCE_MEM, | |
607 | }, | |
25acf553 | 608 | { |
256b20a5 | 609 | .name = "tx", |
25acf553 C |
610 | .start = DAVINCI_DM646X_DMA_MCASP0_AXEVT0, |
611 | .end = DAVINCI_DM646X_DMA_MCASP0_AXEVT0, | |
612 | .flags = IORESOURCE_DMA, | |
613 | }, | |
614 | { | |
256b20a5 | 615 | .name = "rx", |
25acf553 C |
616 | .start = DAVINCI_DM646X_DMA_MCASP0_AREVT0, |
617 | .end = DAVINCI_DM646X_DMA_MCASP0_AREVT0, | |
618 | .flags = IORESOURCE_DMA, | |
619 | }, | |
6cfdf55b PU |
620 | { |
621 | .name = "tx", | |
622 | .start = IRQ_DM646X_MCASP0TXINT, | |
623 | .flags = IORESOURCE_IRQ, | |
624 | }, | |
625 | { | |
626 | .name = "rx", | |
627 | .start = IRQ_DM646X_MCASP0RXINT, | |
628 | .flags = IORESOURCE_IRQ, | |
629 | }, | |
25acf553 C |
630 | }; |
631 | ||
256b20a5 | 632 | /* DIT mode only, rx is not supported */ |
25acf553 C |
633 | static struct resource dm646x_mcasp1_resources[] = { |
634 | { | |
ee880dbd | 635 | .name = "mpu", |
25acf553 C |
636 | .start = DAVINCI_DM646X_MCASP1_REG_BASE, |
637 | .end = DAVINCI_DM646X_MCASP1_REG_BASE + (SZ_1K << 1) - 1, | |
638 | .flags = IORESOURCE_MEM, | |
639 | }, | |
25acf553 | 640 | { |
256b20a5 | 641 | .name = "tx", |
25acf553 C |
642 | .start = DAVINCI_DM646X_DMA_MCASP1_AXEVT1, |
643 | .end = DAVINCI_DM646X_DMA_MCASP1_AXEVT1, | |
644 | .flags = IORESOURCE_DMA, | |
645 | }, | |
6cfdf55b PU |
646 | { |
647 | .name = "tx", | |
648 | .start = IRQ_DM646X_MCASP1TXINT, | |
649 | .flags = IORESOURCE_IRQ, | |
650 | }, | |
25acf553 C |
651 | }; |
652 | ||
653 | static struct platform_device dm646x_mcasp0_device = { | |
654 | .name = "davinci-mcasp", | |
655 | .id = 0, | |
656 | .num_resources = ARRAY_SIZE(dm646x_mcasp0_resources), | |
657 | .resource = dm646x_mcasp0_resources, | |
658 | }; | |
659 | ||
660 | static struct platform_device dm646x_mcasp1_device = { | |
661 | .name = "davinci-mcasp", | |
662 | .id = 1, | |
663 | .num_resources = ARRAY_SIZE(dm646x_mcasp1_resources), | |
664 | .resource = dm646x_mcasp1_resources, | |
665 | }; | |
666 | ||
667 | static struct platform_device dm646x_dit_device = { | |
668 | .name = "spdif-dit", | |
669 | .id = -1, | |
670 | }; | |
671 | ||
85609c1c MK |
672 | static u64 vpif_dma_mask = DMA_BIT_MASK(32); |
673 | ||
674 | static struct resource vpif_resource[] = { | |
675 | { | |
676 | .start = DAVINCI_VPIF_BASE, | |
677 | .end = DAVINCI_VPIF_BASE + 0x03ff, | |
678 | .flags = IORESOURCE_MEM, | |
679 | } | |
680 | }; | |
681 | ||
682 | static struct platform_device vpif_dev = { | |
683 | .name = "vpif", | |
684 | .id = -1, | |
685 | .dev = { | |
686 | .dma_mask = &vpif_dma_mask, | |
687 | .coherent_dma_mask = DMA_BIT_MASK(32), | |
688 | }, | |
689 | .resource = vpif_resource, | |
690 | .num_resources = ARRAY_SIZE(vpif_resource), | |
691 | }; | |
692 | ||
693 | static struct resource vpif_display_resource[] = { | |
694 | { | |
695 | .start = IRQ_DM646X_VP_VERTINT2, | |
696 | .end = IRQ_DM646X_VP_VERTINT2, | |
697 | .flags = IORESOURCE_IRQ, | |
698 | }, | |
699 | { | |
700 | .start = IRQ_DM646X_VP_VERTINT3, | |
701 | .end = IRQ_DM646X_VP_VERTINT3, | |
702 | .flags = IORESOURCE_IRQ, | |
703 | }, | |
704 | }; | |
705 | ||
706 | static struct platform_device vpif_display_dev = { | |
707 | .name = "vpif_display", | |
708 | .id = -1, | |
709 | .dev = { | |
710 | .dma_mask = &vpif_dma_mask, | |
711 | .coherent_dma_mask = DMA_BIT_MASK(32), | |
712 | }, | |
713 | .resource = vpif_display_resource, | |
714 | .num_resources = ARRAY_SIZE(vpif_display_resource), | |
715 | }; | |
716 | ||
717 | static struct resource vpif_capture_resource[] = { | |
718 | { | |
719 | .start = IRQ_DM646X_VP_VERTINT0, | |
720 | .end = IRQ_DM646X_VP_VERTINT0, | |
721 | .flags = IORESOURCE_IRQ, | |
722 | }, | |
723 | { | |
724 | .start = IRQ_DM646X_VP_VERTINT1, | |
725 | .end = IRQ_DM646X_VP_VERTINT1, | |
726 | .flags = IORESOURCE_IRQ, | |
727 | }, | |
728 | }; | |
729 | ||
730 | static struct platform_device vpif_capture_dev = { | |
731 | .name = "vpif_capture", | |
732 | .id = -1, | |
733 | .dev = { | |
734 | .dma_mask = &vpif_dma_mask, | |
735 | .coherent_dma_mask = DMA_BIT_MASK(32), | |
736 | }, | |
737 | .resource = vpif_capture_resource, | |
738 | .num_resources = ARRAY_SIZE(vpif_capture_resource), | |
739 | }; | |
740 | ||
9cc1515c PA |
741 | static struct resource dm646x_gpio_resources[] = { |
742 | { /* registers */ | |
743 | .start = DAVINCI_GPIO_BASE, | |
744 | .end = DAVINCI_GPIO_BASE + SZ_4K - 1, | |
745 | .flags = IORESOURCE_MEM, | |
746 | }, | |
747 | { /* interrupt */ | |
748 | .start = IRQ_DM646X_GPIOBNK0, | |
749 | .end = IRQ_DM646X_GPIOBNK2, | |
750 | .flags = IORESOURCE_IRQ, | |
751 | }, | |
752 | }; | |
753 | ||
754 | static struct davinci_gpio_platform_data dm646x_gpio_platform_data = { | |
755 | .ngpio = 43, | |
9cc1515c PA |
756 | }; |
757 | ||
758 | int __init dm646x_gpio_register(void) | |
759 | { | |
760 | return davinci_gpio_register(dm646x_gpio_resources, | |
e462f1f5 | 761 | ARRAY_SIZE(dm646x_gpio_resources), |
9cc1515c PA |
762 | &dm646x_gpio_platform_data); |
763 | } | |
e38d92fd KH |
764 | /*----------------------------------------------------------------------*/ |
765 | ||
79c3c0b7 MG |
766 | static struct map_desc dm646x_io_desc[] = { |
767 | { | |
768 | .virtual = IO_VIRT, | |
769 | .pfn = __phys_to_pfn(IO_PHYS), | |
770 | .length = IO_SIZE, | |
771 | .type = MT_DEVICE | |
772 | }, | |
773 | }; | |
774 | ||
b9ab1279 MG |
775 | /* Contents of JTAG ID register used to identify exact cpu type */ |
776 | static struct davinci_id dm646x_ids[] = { | |
777 | { | |
778 | .variant = 0x0, | |
779 | .part_no = 0xb770, | |
780 | .manufacturer = 0x017, | |
781 | .cpu_id = DAVINCI_CPU_ID_DM6467, | |
f63dd12d HP |
782 | .name = "dm6467_rev1.x", |
783 | }, | |
784 | { | |
785 | .variant = 0x1, | |
786 | .part_no = 0xb770, | |
787 | .manufacturer = 0x017, | |
788 | .cpu_id = DAVINCI_CPU_ID_DM6467, | |
789 | .name = "dm6467_rev3.x", | |
b9ab1279 MG |
790 | }, |
791 | }; | |
792 | ||
e4c822c7 | 793 | static u32 dm646x_psc_bases[] = { DAVINCI_PWR_SLEEP_CNTRL_BASE }; |
d81d188c | 794 | |
f64691b3 MG |
795 | /* |
796 | * T0_BOT: Timer 0, bottom: clockevent source for hrtimers | |
797 | * T0_TOP: Timer 0, top : clocksource for generic timekeeping | |
798 | * T1_BOT: Timer 1, bottom: (used by DSP in TI DSPLink code) | |
799 | * T1_TOP: Timer 1, top : <unused> | |
800 | */ | |
28552c2e | 801 | static struct davinci_timer_info dm646x_timer_info = { |
f64691b3 MG |
802 | .timers = davinci_timer_instance, |
803 | .clockevent_id = T0_BOT, | |
804 | .clocksource_id = T0_TOP, | |
805 | }; | |
806 | ||
19955c3d | 807 | static struct plat_serial8250_port dm646x_serial0_platform_data[] = { |
65e866a9 MG |
808 | { |
809 | .mapbase = DAVINCI_UART0_BASE, | |
810 | .irq = IRQ_UARTINT0, | |
811 | .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST | | |
812 | UPF_IOREMAP, | |
813 | .iotype = UPIO_MEM32, | |
814 | .regshift = 2, | |
815 | }, | |
19955c3d MP |
816 | { |
817 | .flags = 0, | |
818 | } | |
819 | }; | |
820 | static struct plat_serial8250_port dm646x_serial1_platform_data[] = { | |
65e866a9 MG |
821 | { |
822 | .mapbase = DAVINCI_UART1_BASE, | |
823 | .irq = IRQ_UARTINT1, | |
824 | .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST | | |
825 | UPF_IOREMAP, | |
826 | .iotype = UPIO_MEM32, | |
827 | .regshift = 2, | |
828 | }, | |
19955c3d MP |
829 | { |
830 | .flags = 0, | |
831 | } | |
832 | }; | |
833 | static struct plat_serial8250_port dm646x_serial2_platform_data[] = { | |
65e866a9 MG |
834 | { |
835 | .mapbase = DAVINCI_UART2_BASE, | |
836 | .irq = IRQ_DM646X_UARTINT2, | |
837 | .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST | | |
838 | UPF_IOREMAP, | |
839 | .iotype = UPIO_MEM32, | |
840 | .regshift = 2, | |
841 | }, | |
842 | { | |
19955c3d MP |
843 | .flags = 0, |
844 | } | |
65e866a9 MG |
845 | }; |
846 | ||
fcf7157b | 847 | struct platform_device dm646x_serial_device[] = { |
19955c3d MP |
848 | { |
849 | .name = "serial8250", | |
850 | .id = PLAT8250_DEV_PLATFORM, | |
851 | .dev = { | |
852 | .platform_data = dm646x_serial0_platform_data, | |
853 | } | |
854 | }, | |
855 | { | |
856 | .name = "serial8250", | |
857 | .id = PLAT8250_DEV_PLATFORM1, | |
858 | .dev = { | |
859 | .platform_data = dm646x_serial1_platform_data, | |
860 | } | |
65e866a9 | 861 | }, |
19955c3d MP |
862 | { |
863 | .name = "serial8250", | |
864 | .id = PLAT8250_DEV_PLATFORM2, | |
865 | .dev = { | |
866 | .platform_data = dm646x_serial2_platform_data, | |
867 | } | |
868 | }, | |
869 | { | |
870 | } | |
65e866a9 MG |
871 | }; |
872 | ||
79c3c0b7 MG |
873 | static struct davinci_soc_info davinci_soc_info_dm646x = { |
874 | .io_desc = dm646x_io_desc, | |
875 | .io_desc_num = ARRAY_SIZE(dm646x_io_desc), | |
3347db83 | 876 | .jtag_id_reg = 0x01c40028, |
b9ab1279 MG |
877 | .ids = dm646x_ids, |
878 | .ids_num = ARRAY_SIZE(dm646x_ids), | |
66e0c399 | 879 | .cpu_clks = dm646x_clks, |
d81d188c MG |
880 | .psc_bases = dm646x_psc_bases, |
881 | .psc_bases_num = ARRAY_SIZE(dm646x_psc_bases), | |
779b0d53 | 882 | .pinmux_base = DAVINCI_SYSTEM_MODULE_BASE, |
0e585952 MG |
883 | .pinmux_pins = dm646x_pins, |
884 | .pinmux_pins_num = ARRAY_SIZE(dm646x_pins), | |
bd808947 | 885 | .intc_base = DAVINCI_ARM_INTC_BASE, |
673dd36f MG |
886 | .intc_type = DAVINCI_INTC_TYPE_AINTC, |
887 | .intc_irq_prios = dm646x_default_priorities, | |
888 | .intc_irq_num = DAVINCI_N_AINTC_IRQ, | |
f64691b3 | 889 | .timer_info = &dm646x_timer_info, |
972412b6 | 890 | .emac_pdata = &dm646x_emac_pdata, |
0d04eb47 DB |
891 | .sram_dma = 0x10010000, |
892 | .sram_len = SZ_32K, | |
79c3c0b7 MG |
893 | }; |
894 | ||
25acf553 C |
895 | void __init dm646x_init_mcasp0(struct snd_platform_data *pdata) |
896 | { | |
897 | dm646x_mcasp0_device.dev.platform_data = pdata; | |
898 | platform_device_register(&dm646x_mcasp0_device); | |
899 | } | |
900 | ||
901 | void __init dm646x_init_mcasp1(struct snd_platform_data *pdata) | |
902 | { | |
903 | dm646x_mcasp1_device.dev.platform_data = pdata; | |
904 | platform_device_register(&dm646x_mcasp1_device); | |
905 | platform_device_register(&dm646x_dit_device); | |
906 | } | |
907 | ||
85609c1c MK |
908 | void dm646x_setup_vpif(struct vpif_display_config *display_config, |
909 | struct vpif_capture_config *capture_config) | |
910 | { | |
911 | unsigned int value; | |
85609c1c | 912 | |
5cfb19ac | 913 | value = __raw_readl(DAVINCI_SYSMOD_VIRT(SYSMOD_VSCLKDIS)); |
85609c1c | 914 | value &= ~VSCLKDIS_MASK; |
5cfb19ac | 915 | __raw_writel(value, DAVINCI_SYSMOD_VIRT(SYSMOD_VSCLKDIS)); |
85609c1c | 916 | |
5cfb19ac | 917 | value = __raw_readl(DAVINCI_SYSMOD_VIRT(SYSMOD_VDD3P3VPWDN)); |
85609c1c | 918 | value &= ~VDD3P3V_VID_MASK; |
5cfb19ac | 919 | __raw_writel(value, DAVINCI_SYSMOD_VIRT(SYSMOD_VDD3P3VPWDN)); |
85609c1c MK |
920 | |
921 | davinci_cfg_reg(DM646X_STSOMUX_DISABLE); | |
922 | davinci_cfg_reg(DM646X_STSIMUX_DISABLE); | |
923 | davinci_cfg_reg(DM646X_PTSOMUX_DISABLE); | |
924 | davinci_cfg_reg(DM646X_PTSIMUX_DISABLE); | |
925 | ||
926 | vpif_display_dev.dev.platform_data = display_config; | |
927 | vpif_capture_dev.dev.platform_data = capture_config; | |
928 | platform_device_register(&vpif_dev); | |
929 | platform_device_register(&vpif_display_dev); | |
930 | platform_device_register(&vpif_capture_dev); | |
931 | } | |
932 | ||
cce3dddb RS |
933 | int __init dm646x_init_edma(struct edma_rsv_info *rsv) |
934 | { | |
7ab388e8 PU |
935 | struct platform_device *edma_pdev; |
936 | ||
d4cb7f40 | 937 | dm646x_edma_pdata.rsv = rsv; |
cce3dddb | 938 | |
7ab388e8 PU |
939 | edma_pdev = platform_device_register_full(&dm646x_edma_device); |
940 | return IS_ERR(edma_pdev) ? PTR_ERR(edma_pdev) : 0; | |
cce3dddb RS |
941 | } |
942 | ||
e38d92fd KH |
943 | void __init dm646x_init(void) |
944 | { | |
79c3c0b7 | 945 | davinci_common_init(&davinci_soc_info_dm646x); |
5cfb19ac | 946 | davinci_map_sysmod(); |
e38d92fd KH |
947 | } |
948 | ||
949 | static int __init dm646x_init_devices(void) | |
950 | { | |
1233090c SN |
951 | int ret = 0; |
952 | ||
e38d92fd KH |
953 | if (!cpu_is_davinci_dm646x()) |
954 | return 0; | |
955 | ||
d22960c8 | 956 | platform_device_register(&dm646x_mdio_device); |
972412b6 | 957 | platform_device_register(&dm646x_emac_device); |
d22960c8 | 958 | |
1233090c SN |
959 | ret = davinci_init_wdt(); |
960 | if (ret) | |
961 | pr_warn("%s: watchdog init failed: %d\n", __func__, ret); | |
962 | ||
963 | return ret; | |
e38d92fd KH |
964 | } |
965 | postcore_initcall(dm646x_init_devices); |