Commit | Line | Data |
---|---|---|
fb8fcb89 SP |
1 | /* |
2 | * TI DaVinci DM365 chip specific setup | |
3 | * | |
4 | * Copyright (C) 2009 Texas Instruments | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU General Public License as | |
8 | * published by the Free Software Foundation version 2. | |
9 | * | |
10 | * This program is distributed "as is" WITHOUT ANY WARRANTY of any | |
11 | * kind, whether express or implied; without even the implied warranty | |
12 | * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
13 | * GNU General Public License for more details. | |
14 | */ | |
fb8fcb89 SP |
15 | #include <linux/init.h> |
16 | #include <linux/clk.h> | |
17 | #include <linux/serial_8250.h> | |
18 | #include <linux/platform_device.h> | |
19 | #include <linux/dma-mapping.h> | |
20 | #include <linux/gpio.h> | |
a3e13e89 | 21 | #include <linux/spi/spi.h> |
fb8fcb89 SP |
22 | |
23 | #include <asm/mach/map.h> | |
24 | ||
25 | #include <mach/dm365.h> | |
fb8fcb89 SP |
26 | #include <mach/cputype.h> |
27 | #include <mach/edma.h> | |
28 | #include <mach/psc.h> | |
29 | #include <mach/mux.h> | |
30 | #include <mach/irqs.h> | |
31 | #include <mach/time.h> | |
32 | #include <mach/serial.h> | |
33 | #include <mach/common.h> | |
e9ab3214 | 34 | #include <mach/asp.h> |
990c09d5 | 35 | #include <mach/keyscan.h> |
a3e13e89 SP |
36 | #include <mach/spi.h> |
37 | ||
fb8fcb89 SP |
38 | |
39 | #include "clock.h" | |
40 | #include "mux.h" | |
41 | ||
42 | #define DM365_REF_FREQ 24000000 /* 24 MHz on the DM365 EVM */ | |
43 | ||
44 | static struct pll_data pll1_data = { | |
45 | .num = 1, | |
46 | .phys_base = DAVINCI_PLL1_BASE, | |
47 | .flags = PLL_HAS_POSTDIV | PLL_HAS_PREDIV, | |
48 | }; | |
49 | ||
50 | static struct pll_data pll2_data = { | |
51 | .num = 2, | |
52 | .phys_base = DAVINCI_PLL2_BASE, | |
53 | .flags = PLL_HAS_POSTDIV | PLL_HAS_PREDIV, | |
54 | }; | |
55 | ||
56 | static struct clk ref_clk = { | |
57 | .name = "ref_clk", | |
58 | .rate = DM365_REF_FREQ, | |
59 | }; | |
60 | ||
61 | static struct clk pll1_clk = { | |
62 | .name = "pll1", | |
63 | .parent = &ref_clk, | |
64 | .flags = CLK_PLL, | |
65 | .pll_data = &pll1_data, | |
66 | }; | |
67 | ||
68 | static struct clk pll1_aux_clk = { | |
69 | .name = "pll1_aux_clk", | |
70 | .parent = &pll1_clk, | |
71 | .flags = CLK_PLL | PRE_PLL, | |
72 | }; | |
73 | ||
74 | static struct clk pll1_sysclkbp = { | |
75 | .name = "pll1_sysclkbp", | |
76 | .parent = &pll1_clk, | |
77 | .flags = CLK_PLL | PRE_PLL, | |
78 | .div_reg = BPDIV | |
79 | }; | |
80 | ||
81 | static struct clk clkout0_clk = { | |
82 | .name = "clkout0", | |
83 | .parent = &pll1_clk, | |
84 | .flags = CLK_PLL | PRE_PLL, | |
85 | }; | |
86 | ||
87 | static struct clk pll1_sysclk1 = { | |
88 | .name = "pll1_sysclk1", | |
89 | .parent = &pll1_clk, | |
90 | .flags = CLK_PLL, | |
91 | .div_reg = PLLDIV1, | |
92 | }; | |
93 | ||
94 | static struct clk pll1_sysclk2 = { | |
95 | .name = "pll1_sysclk2", | |
96 | .parent = &pll1_clk, | |
97 | .flags = CLK_PLL, | |
98 | .div_reg = PLLDIV2, | |
99 | }; | |
100 | ||
101 | static struct clk pll1_sysclk3 = { | |
102 | .name = "pll1_sysclk3", | |
103 | .parent = &pll1_clk, | |
104 | .flags = CLK_PLL, | |
105 | .div_reg = PLLDIV3, | |
106 | }; | |
107 | ||
108 | static struct clk pll1_sysclk4 = { | |
109 | .name = "pll1_sysclk4", | |
110 | .parent = &pll1_clk, | |
111 | .flags = CLK_PLL, | |
112 | .div_reg = PLLDIV4, | |
113 | }; | |
114 | ||
115 | static struct clk pll1_sysclk5 = { | |
116 | .name = "pll1_sysclk5", | |
117 | .parent = &pll1_clk, | |
118 | .flags = CLK_PLL, | |
119 | .div_reg = PLLDIV5, | |
120 | }; | |
121 | ||
122 | static struct clk pll1_sysclk6 = { | |
123 | .name = "pll1_sysclk6", | |
124 | .parent = &pll1_clk, | |
125 | .flags = CLK_PLL, | |
126 | .div_reg = PLLDIV6, | |
127 | }; | |
128 | ||
129 | static struct clk pll1_sysclk7 = { | |
130 | .name = "pll1_sysclk7", | |
131 | .parent = &pll1_clk, | |
132 | .flags = CLK_PLL, | |
133 | .div_reg = PLLDIV7, | |
134 | }; | |
135 | ||
136 | static struct clk pll1_sysclk8 = { | |
137 | .name = "pll1_sysclk8", | |
138 | .parent = &pll1_clk, | |
139 | .flags = CLK_PLL, | |
140 | .div_reg = PLLDIV8, | |
141 | }; | |
142 | ||
143 | static struct clk pll1_sysclk9 = { | |
144 | .name = "pll1_sysclk9", | |
145 | .parent = &pll1_clk, | |
146 | .flags = CLK_PLL, | |
147 | .div_reg = PLLDIV9, | |
148 | }; | |
149 | ||
150 | static struct clk pll2_clk = { | |
151 | .name = "pll2", | |
152 | .parent = &ref_clk, | |
153 | .flags = CLK_PLL, | |
154 | .pll_data = &pll2_data, | |
155 | }; | |
156 | ||
157 | static struct clk pll2_aux_clk = { | |
158 | .name = "pll2_aux_clk", | |
159 | .parent = &pll2_clk, | |
160 | .flags = CLK_PLL | PRE_PLL, | |
161 | }; | |
162 | ||
163 | static struct clk clkout1_clk = { | |
164 | .name = "clkout1", | |
165 | .parent = &pll2_clk, | |
166 | .flags = CLK_PLL | PRE_PLL, | |
167 | }; | |
168 | ||
169 | static struct clk pll2_sysclk1 = { | |
170 | .name = "pll2_sysclk1", | |
171 | .parent = &pll2_clk, | |
172 | .flags = CLK_PLL, | |
173 | .div_reg = PLLDIV1, | |
174 | }; | |
175 | ||
176 | static struct clk pll2_sysclk2 = { | |
177 | .name = "pll2_sysclk2", | |
178 | .parent = &pll2_clk, | |
179 | .flags = CLK_PLL, | |
180 | .div_reg = PLLDIV2, | |
181 | }; | |
182 | ||
183 | static struct clk pll2_sysclk3 = { | |
184 | .name = "pll2_sysclk3", | |
185 | .parent = &pll2_clk, | |
186 | .flags = CLK_PLL, | |
187 | .div_reg = PLLDIV3, | |
188 | }; | |
189 | ||
190 | static struct clk pll2_sysclk4 = { | |
191 | .name = "pll2_sysclk4", | |
192 | .parent = &pll2_clk, | |
193 | .flags = CLK_PLL, | |
194 | .div_reg = PLLDIV4, | |
195 | }; | |
196 | ||
197 | static struct clk pll2_sysclk5 = { | |
198 | .name = "pll2_sysclk5", | |
199 | .parent = &pll2_clk, | |
200 | .flags = CLK_PLL, | |
201 | .div_reg = PLLDIV5, | |
202 | }; | |
203 | ||
204 | static struct clk pll2_sysclk6 = { | |
205 | .name = "pll2_sysclk6", | |
206 | .parent = &pll2_clk, | |
207 | .flags = CLK_PLL, | |
208 | .div_reg = PLLDIV6, | |
209 | }; | |
210 | ||
211 | static struct clk pll2_sysclk7 = { | |
212 | .name = "pll2_sysclk7", | |
213 | .parent = &pll2_clk, | |
214 | .flags = CLK_PLL, | |
215 | .div_reg = PLLDIV7, | |
216 | }; | |
217 | ||
218 | static struct clk pll2_sysclk8 = { | |
219 | .name = "pll2_sysclk8", | |
220 | .parent = &pll2_clk, | |
221 | .flags = CLK_PLL, | |
222 | .div_reg = PLLDIV8, | |
223 | }; | |
224 | ||
225 | static struct clk pll2_sysclk9 = { | |
226 | .name = "pll2_sysclk9", | |
227 | .parent = &pll2_clk, | |
228 | .flags = CLK_PLL, | |
229 | .div_reg = PLLDIV9, | |
230 | }; | |
231 | ||
232 | static struct clk vpss_dac_clk = { | |
233 | .name = "vpss_dac", | |
234 | .parent = &pll1_sysclk3, | |
235 | .lpsc = DM365_LPSC_DAC_CLK, | |
236 | }; | |
237 | ||
238 | static struct clk vpss_master_clk = { | |
239 | .name = "vpss_master", | |
240 | .parent = &pll1_sysclk5, | |
241 | .lpsc = DM365_LPSC_VPSSMSTR, | |
242 | .flags = CLK_PSC, | |
243 | }; | |
244 | ||
245 | static struct clk arm_clk = { | |
246 | .name = "arm_clk", | |
247 | .parent = &pll2_sysclk2, | |
248 | .lpsc = DAVINCI_LPSC_ARM, | |
249 | .flags = ALWAYS_ENABLED, | |
250 | }; | |
251 | ||
252 | static struct clk uart0_clk = { | |
253 | .name = "uart0", | |
254 | .parent = &pll1_aux_clk, | |
255 | .lpsc = DAVINCI_LPSC_UART0, | |
256 | }; | |
257 | ||
258 | static struct clk uart1_clk = { | |
259 | .name = "uart1", | |
260 | .parent = &pll1_sysclk4, | |
261 | .lpsc = DAVINCI_LPSC_UART1, | |
262 | }; | |
263 | ||
264 | static struct clk i2c_clk = { | |
265 | .name = "i2c", | |
266 | .parent = &pll1_aux_clk, | |
267 | .lpsc = DAVINCI_LPSC_I2C, | |
268 | }; | |
269 | ||
270 | static struct clk mmcsd0_clk = { | |
271 | .name = "mmcsd0", | |
272 | .parent = &pll1_sysclk8, | |
273 | .lpsc = DAVINCI_LPSC_MMC_SD, | |
274 | }; | |
275 | ||
276 | static struct clk mmcsd1_clk = { | |
277 | .name = "mmcsd1", | |
278 | .parent = &pll1_sysclk4, | |
279 | .lpsc = DM365_LPSC_MMC_SD1, | |
280 | }; | |
281 | ||
282 | static struct clk spi0_clk = { | |
283 | .name = "spi0", | |
284 | .parent = &pll1_sysclk4, | |
285 | .lpsc = DAVINCI_LPSC_SPI, | |
286 | }; | |
287 | ||
288 | static struct clk spi1_clk = { | |
289 | .name = "spi1", | |
290 | .parent = &pll1_sysclk4, | |
291 | .lpsc = DM365_LPSC_SPI1, | |
292 | }; | |
293 | ||
294 | static struct clk spi2_clk = { | |
295 | .name = "spi2", | |
296 | .parent = &pll1_sysclk4, | |
297 | .lpsc = DM365_LPSC_SPI2, | |
298 | }; | |
299 | ||
300 | static struct clk spi3_clk = { | |
301 | .name = "spi3", | |
302 | .parent = &pll1_sysclk4, | |
303 | .lpsc = DM365_LPSC_SPI3, | |
304 | }; | |
305 | ||
306 | static struct clk spi4_clk = { | |
307 | .name = "spi4", | |
308 | .parent = &pll1_aux_clk, | |
309 | .lpsc = DM365_LPSC_SPI4, | |
310 | }; | |
311 | ||
312 | static struct clk gpio_clk = { | |
313 | .name = "gpio", | |
314 | .parent = &pll1_sysclk4, | |
315 | .lpsc = DAVINCI_LPSC_GPIO, | |
316 | }; | |
317 | ||
318 | static struct clk aemif_clk = { | |
319 | .name = "aemif", | |
320 | .parent = &pll1_sysclk4, | |
321 | .lpsc = DAVINCI_LPSC_AEMIF, | |
322 | }; | |
323 | ||
324 | static struct clk pwm0_clk = { | |
325 | .name = "pwm0", | |
326 | .parent = &pll1_aux_clk, | |
327 | .lpsc = DAVINCI_LPSC_PWM0, | |
328 | }; | |
329 | ||
330 | static struct clk pwm1_clk = { | |
331 | .name = "pwm1", | |
332 | .parent = &pll1_aux_clk, | |
333 | .lpsc = DAVINCI_LPSC_PWM1, | |
334 | }; | |
335 | ||
336 | static struct clk pwm2_clk = { | |
337 | .name = "pwm2", | |
338 | .parent = &pll1_aux_clk, | |
339 | .lpsc = DAVINCI_LPSC_PWM2, | |
340 | }; | |
341 | ||
342 | static struct clk pwm3_clk = { | |
343 | .name = "pwm3", | |
344 | .parent = &ref_clk, | |
345 | .lpsc = DM365_LPSC_PWM3, | |
346 | }; | |
347 | ||
348 | static struct clk timer0_clk = { | |
349 | .name = "timer0", | |
350 | .parent = &pll1_aux_clk, | |
351 | .lpsc = DAVINCI_LPSC_TIMER0, | |
352 | }; | |
353 | ||
354 | static struct clk timer1_clk = { | |
355 | .name = "timer1", | |
356 | .parent = &pll1_aux_clk, | |
357 | .lpsc = DAVINCI_LPSC_TIMER1, | |
358 | }; | |
359 | ||
360 | static struct clk timer2_clk = { | |
361 | .name = "timer2", | |
362 | .parent = &pll1_aux_clk, | |
363 | .lpsc = DAVINCI_LPSC_TIMER2, | |
364 | .usecount = 1, | |
365 | }; | |
366 | ||
367 | static struct clk timer3_clk = { | |
368 | .name = "timer3", | |
369 | .parent = &pll1_aux_clk, | |
370 | .lpsc = DM365_LPSC_TIMER3, | |
371 | }; | |
372 | ||
373 | static struct clk usb_clk = { | |
374 | .name = "usb", | |
ed160672 | 375 | .parent = &pll1_aux_clk, |
fb8fcb89 SP |
376 | .lpsc = DAVINCI_LPSC_USB, |
377 | }; | |
378 | ||
379 | static struct clk emac_clk = { | |
380 | .name = "emac", | |
381 | .parent = &pll1_sysclk4, | |
382 | .lpsc = DM365_LPSC_EMAC, | |
383 | }; | |
384 | ||
385 | static struct clk voicecodec_clk = { | |
386 | .name = "voice_codec", | |
387 | .parent = &pll2_sysclk4, | |
388 | .lpsc = DM365_LPSC_VOICE_CODEC, | |
389 | }; | |
390 | ||
391 | static struct clk asp0_clk = { | |
392 | .name = "asp0", | |
393 | .parent = &pll1_sysclk4, | |
394 | .lpsc = DM365_LPSC_McBSP1, | |
395 | }; | |
396 | ||
397 | static struct clk rto_clk = { | |
398 | .name = "rto", | |
399 | .parent = &pll1_sysclk4, | |
400 | .lpsc = DM365_LPSC_RTO, | |
401 | }; | |
402 | ||
403 | static struct clk mjcp_clk = { | |
404 | .name = "mjcp", | |
405 | .parent = &pll1_sysclk3, | |
406 | .lpsc = DM365_LPSC_MJCP, | |
407 | }; | |
408 | ||
08aca087 | 409 | static struct clk_lookup dm365_clks[] = { |
fb8fcb89 SP |
410 | CLK(NULL, "ref", &ref_clk), |
411 | CLK(NULL, "pll1", &pll1_clk), | |
412 | CLK(NULL, "pll1_aux", &pll1_aux_clk), | |
413 | CLK(NULL, "pll1_sysclkbp", &pll1_sysclkbp), | |
414 | CLK(NULL, "clkout0", &clkout0_clk), | |
415 | CLK(NULL, "pll1_sysclk1", &pll1_sysclk1), | |
416 | CLK(NULL, "pll1_sysclk2", &pll1_sysclk2), | |
417 | CLK(NULL, "pll1_sysclk3", &pll1_sysclk3), | |
418 | CLK(NULL, "pll1_sysclk4", &pll1_sysclk4), | |
419 | CLK(NULL, "pll1_sysclk5", &pll1_sysclk5), | |
420 | CLK(NULL, "pll1_sysclk6", &pll1_sysclk6), | |
421 | CLK(NULL, "pll1_sysclk7", &pll1_sysclk7), | |
422 | CLK(NULL, "pll1_sysclk8", &pll1_sysclk8), | |
423 | CLK(NULL, "pll1_sysclk9", &pll1_sysclk9), | |
424 | CLK(NULL, "pll2", &pll2_clk), | |
425 | CLK(NULL, "pll2_aux", &pll2_aux_clk), | |
426 | CLK(NULL, "clkout1", &clkout1_clk), | |
427 | CLK(NULL, "pll2_sysclk1", &pll2_sysclk1), | |
428 | CLK(NULL, "pll2_sysclk2", &pll2_sysclk2), | |
429 | CLK(NULL, "pll2_sysclk3", &pll2_sysclk3), | |
430 | CLK(NULL, "pll2_sysclk4", &pll2_sysclk4), | |
431 | CLK(NULL, "pll2_sysclk5", &pll2_sysclk5), | |
432 | CLK(NULL, "pll2_sysclk6", &pll2_sysclk6), | |
433 | CLK(NULL, "pll2_sysclk7", &pll2_sysclk7), | |
434 | CLK(NULL, "pll2_sysclk8", &pll2_sysclk8), | |
435 | CLK(NULL, "pll2_sysclk9", &pll2_sysclk9), | |
436 | CLK(NULL, "vpss_dac", &vpss_dac_clk), | |
437 | CLK(NULL, "vpss_master", &vpss_master_clk), | |
438 | CLK(NULL, "arm", &arm_clk), | |
439 | CLK(NULL, "uart0", &uart0_clk), | |
440 | CLK(NULL, "uart1", &uart1_clk), | |
441 | CLK("i2c_davinci.1", NULL, &i2c_clk), | |
442 | CLK("davinci_mmc.0", NULL, &mmcsd0_clk), | |
443 | CLK("davinci_mmc.1", NULL, &mmcsd1_clk), | |
444 | CLK("spi_davinci.0", NULL, &spi0_clk), | |
445 | CLK("spi_davinci.1", NULL, &spi1_clk), | |
446 | CLK("spi_davinci.2", NULL, &spi2_clk), | |
447 | CLK("spi_davinci.3", NULL, &spi3_clk), | |
448 | CLK("spi_davinci.4", NULL, &spi4_clk), | |
449 | CLK(NULL, "gpio", &gpio_clk), | |
450 | CLK(NULL, "aemif", &aemif_clk), | |
451 | CLK(NULL, "pwm0", &pwm0_clk), | |
452 | CLK(NULL, "pwm1", &pwm1_clk), | |
453 | CLK(NULL, "pwm2", &pwm2_clk), | |
454 | CLK(NULL, "pwm3", &pwm3_clk), | |
455 | CLK(NULL, "timer0", &timer0_clk), | |
456 | CLK(NULL, "timer1", &timer1_clk), | |
457 | CLK("watchdog", NULL, &timer2_clk), | |
458 | CLK(NULL, "timer3", &timer3_clk), | |
459 | CLK(NULL, "usb", &usb_clk), | |
460 | CLK("davinci_emac.1", NULL, &emac_clk), | |
e89861e9 | 461 | CLK("davinci_voicecodec", NULL, &voicecodec_clk), |
e9ab3214 | 462 | CLK("davinci-asp.0", NULL, &asp0_clk), |
fb8fcb89 SP |
463 | CLK(NULL, "rto", &rto_clk), |
464 | CLK(NULL, "mjcp", &mjcp_clk), | |
465 | CLK(NULL, NULL, NULL), | |
466 | }; | |
467 | ||
468 | /*----------------------------------------------------------------------*/ | |
469 | ||
470 | #define PINMUX0 0x00 | |
471 | #define PINMUX1 0x04 | |
472 | #define PINMUX2 0x08 | |
473 | #define PINMUX3 0x0c | |
474 | #define PINMUX4 0x10 | |
475 | #define INTMUX 0x18 | |
476 | #define EVTMUX 0x1c | |
477 | ||
478 | ||
479 | static const struct mux_config dm365_pins[] = { | |
480 | #ifdef CONFIG_DAVINCI_MUX | |
481 | MUX_CFG(DM365, MMCSD0, 0, 24, 1, 0, false) | |
482 | ||
483 | MUX_CFG(DM365, SD1_CLK, 0, 16, 3, 1, false) | |
484 | MUX_CFG(DM365, SD1_CMD, 4, 30, 3, 1, false) | |
485 | MUX_CFG(DM365, SD1_DATA3, 4, 28, 3, 1, false) | |
486 | MUX_CFG(DM365, SD1_DATA2, 4, 26, 3, 1, false) | |
487 | MUX_CFG(DM365, SD1_DATA1, 4, 24, 3, 1, false) | |
488 | MUX_CFG(DM365, SD1_DATA0, 4, 22, 3, 1, false) | |
489 | ||
490 | MUX_CFG(DM365, I2C_SDA, 3, 23, 3, 2, false) | |
491 | MUX_CFG(DM365, I2C_SCL, 3, 21, 3, 2, false) | |
492 | ||
493 | MUX_CFG(DM365, AEMIF_AR, 2, 0, 3, 1, false) | |
494 | MUX_CFG(DM365, AEMIF_A3, 2, 2, 3, 1, false) | |
495 | MUX_CFG(DM365, AEMIF_A7, 2, 4, 3, 1, false) | |
496 | MUX_CFG(DM365, AEMIF_D15_8, 2, 6, 1, 1, false) | |
497 | MUX_CFG(DM365, AEMIF_CE0, 2, 7, 1, 0, false) | |
498 | ||
499 | MUX_CFG(DM365, MCBSP0_BDX, 0, 23, 1, 1, false) | |
500 | MUX_CFG(DM365, MCBSP0_X, 0, 22, 1, 1, false) | |
501 | MUX_CFG(DM365, MCBSP0_BFSX, 0, 21, 1, 1, false) | |
502 | MUX_CFG(DM365, MCBSP0_BDR, 0, 20, 1, 1, false) | |
503 | MUX_CFG(DM365, MCBSP0_R, 0, 19, 1, 1, false) | |
504 | MUX_CFG(DM365, MCBSP0_BFSR, 0, 18, 1, 1, false) | |
505 | ||
506 | MUX_CFG(DM365, SPI0_SCLK, 3, 28, 1, 1, false) | |
507 | MUX_CFG(DM365, SPI0_SDI, 3, 26, 3, 1, false) | |
508 | MUX_CFG(DM365, SPI0_SDO, 3, 25, 1, 1, false) | |
509 | MUX_CFG(DM365, SPI0_SDENA0, 3, 29, 3, 1, false) | |
510 | MUX_CFG(DM365, SPI0_SDENA1, 3, 26, 3, 2, false) | |
511 | ||
512 | MUX_CFG(DM365, UART0_RXD, 3, 20, 1, 1, false) | |
513 | MUX_CFG(DM365, UART0_TXD, 3, 19, 1, 1, false) | |
514 | MUX_CFG(DM365, UART1_RXD, 3, 17, 3, 2, false) | |
515 | MUX_CFG(DM365, UART1_TXD, 3, 15, 3, 2, false) | |
516 | MUX_CFG(DM365, UART1_RTS, 3, 23, 3, 1, false) | |
517 | MUX_CFG(DM365, UART1_CTS, 3, 21, 3, 1, false) | |
518 | ||
519 | MUX_CFG(DM365, EMAC_TX_EN, 3, 17, 3, 1, false) | |
520 | MUX_CFG(DM365, EMAC_TX_CLK, 3, 15, 3, 1, false) | |
521 | MUX_CFG(DM365, EMAC_COL, 3, 14, 1, 1, false) | |
522 | MUX_CFG(DM365, EMAC_TXD3, 3, 13, 1, 1, false) | |
523 | MUX_CFG(DM365, EMAC_TXD2, 3, 12, 1, 1, false) | |
524 | MUX_CFG(DM365, EMAC_TXD1, 3, 11, 1, 1, false) | |
525 | MUX_CFG(DM365, EMAC_TXD0, 3, 10, 1, 1, false) | |
526 | MUX_CFG(DM365, EMAC_RXD3, 3, 9, 1, 1, false) | |
527 | MUX_CFG(DM365, EMAC_RXD2, 3, 8, 1, 1, false) | |
528 | MUX_CFG(DM365, EMAC_RXD1, 3, 7, 1, 1, false) | |
529 | MUX_CFG(DM365, EMAC_RXD0, 3, 6, 1, 1, false) | |
530 | MUX_CFG(DM365, EMAC_RX_CLK, 3, 5, 1, 1, false) | |
531 | MUX_CFG(DM365, EMAC_RX_DV, 3, 4, 1, 1, false) | |
532 | MUX_CFG(DM365, EMAC_RX_ER, 3, 3, 1, 1, false) | |
533 | MUX_CFG(DM365, EMAC_CRS, 3, 2, 1, 1, false) | |
534 | MUX_CFG(DM365, EMAC_MDIO, 3, 1, 1, 1, false) | |
535 | MUX_CFG(DM365, EMAC_MDCLK, 3, 0, 1, 1, false) | |
9f513153 | 536 | |
990c09d5 | 537 | MUX_CFG(DM365, KEYSCAN, 2, 0, 0x3f, 0x3f, false) |
9f513153 | 538 | |
af5dbaef SP |
539 | MUX_CFG(DM365, PWM0, 1, 0, 3, 2, false) |
540 | MUX_CFG(DM365, PWM0_G23, 3, 26, 3, 3, false) | |
541 | MUX_CFG(DM365, PWM1, 1, 2, 3, 2, false) | |
542 | MUX_CFG(DM365, PWM1_G25, 3, 29, 3, 2, false) | |
543 | MUX_CFG(DM365, PWM2_G87, 1, 10, 3, 2, false) | |
544 | MUX_CFG(DM365, PWM2_G88, 1, 8, 3, 2, false) | |
545 | MUX_CFG(DM365, PWM2_G89, 1, 6, 3, 2, false) | |
546 | MUX_CFG(DM365, PWM2_G90, 1, 4, 3, 2, false) | |
547 | MUX_CFG(DM365, PWM3_G80, 1, 20, 3, 3, false) | |
548 | MUX_CFG(DM365, PWM3_G81, 1, 18, 3, 3, false) | |
549 | MUX_CFG(DM365, PWM3_G85, 1, 14, 3, 2, false) | |
550 | MUX_CFG(DM365, PWM3_G86, 1, 12, 3, 2, false) | |
551 | ||
552 | MUX_CFG(DM365, SPI1_SCLK, 4, 2, 3, 1, false) | |
553 | MUX_CFG(DM365, SPI1_SDI, 3, 31, 1, 1, false) | |
554 | MUX_CFG(DM365, SPI1_SDO, 4, 0, 3, 1, false) | |
555 | MUX_CFG(DM365, SPI1_SDENA0, 4, 4, 3, 1, false) | |
556 | MUX_CFG(DM365, SPI1_SDENA1, 4, 0, 3, 2, false) | |
557 | ||
558 | MUX_CFG(DM365, SPI2_SCLK, 4, 10, 3, 1, false) | |
559 | MUX_CFG(DM365, SPI2_SDI, 4, 6, 3, 1, false) | |
560 | MUX_CFG(DM365, SPI2_SDO, 4, 8, 3, 1, false) | |
561 | MUX_CFG(DM365, SPI2_SDENA0, 4, 12, 3, 1, false) | |
562 | MUX_CFG(DM365, SPI2_SDENA1, 4, 8, 3, 2, false) | |
563 | ||
564 | MUX_CFG(DM365, SPI3_SCLK, 0, 0, 3, 2, false) | |
565 | MUX_CFG(DM365, SPI3_SDI, 0, 2, 3, 2, false) | |
566 | MUX_CFG(DM365, SPI3_SDO, 0, 6, 3, 2, false) | |
567 | MUX_CFG(DM365, SPI3_SDENA0, 0, 4, 3, 2, false) | |
568 | MUX_CFG(DM365, SPI3_SDENA1, 0, 6, 3, 3, false) | |
569 | ||
570 | MUX_CFG(DM365, SPI4_SCLK, 4, 18, 3, 1, false) | |
571 | MUX_CFG(DM365, SPI4_SDI, 4, 14, 3, 1, false) | |
572 | MUX_CFG(DM365, SPI4_SDO, 4, 16, 3, 1, false) | |
573 | MUX_CFG(DM365, SPI4_SDENA0, 4, 20, 3, 1, false) | |
574 | MUX_CFG(DM365, SPI4_SDENA1, 4, 16, 3, 2, false) | |
575 | ||
576 | MUX_CFG(DM365, GPIO20, 3, 21, 3, 0, false) | |
577 | MUX_CFG(DM365, GPIO33, 4, 12, 3, 0, false) | |
578 | MUX_CFG(DM365, GPIO40, 4, 26, 3, 0, false) | |
ce100669 | 579 | MUX_CFG(DM365, GPIO64_57, 2, 6, 1, 0, false) |
af5dbaef SP |
580 | |
581 | MUX_CFG(DM365, VOUT_FIELD, 1, 18, 3, 1, false) | |
582 | MUX_CFG(DM365, VOUT_FIELD_G81, 1, 18, 3, 0, false) | |
583 | MUX_CFG(DM365, VOUT_HVSYNC, 1, 16, 1, 0, false) | |
584 | MUX_CFG(DM365, VOUT_COUTL_EN, 1, 0, 0xff, 0x55, false) | |
585 | MUX_CFG(DM365, VOUT_COUTH_EN, 1, 8, 0xff, 0x55, false) | |
586 | MUX_CFG(DM365, VIN_CAM_WEN, 0, 14, 3, 0, false) | |
587 | MUX_CFG(DM365, VIN_CAM_VD, 0, 13, 1, 0, false) | |
588 | MUX_CFG(DM365, VIN_CAM_HD, 0, 12, 1, 0, false) | |
866d2869 SP |
589 | MUX_CFG(DM365, VIN_YIN4_7_EN, 0, 0, 0xff, 0, false) |
590 | MUX_CFG(DM365, VIN_YIN0_3_EN, 0, 8, 0xf, 0, false) | |
af5dbaef | 591 | |
9f513153 SP |
592 | INT_CFG(DM365, INT_EDMA_CC, 2, 1, 1, false) |
593 | INT_CFG(DM365, INT_EDMA_TC0_ERR, 3, 1, 1, false) | |
594 | INT_CFG(DM365, INT_EDMA_TC1_ERR, 4, 1, 1, false) | |
595 | INT_CFG(DM365, INT_EDMA_TC2_ERR, 22, 1, 1, false) | |
596 | INT_CFG(DM365, INT_EDMA_TC3_ERR, 23, 1, 1, false) | |
597 | INT_CFG(DM365, INT_PRTCSS, 10, 1, 1, false) | |
598 | INT_CFG(DM365, INT_EMAC_RXTHRESH, 14, 1, 1, false) | |
599 | INT_CFG(DM365, INT_EMAC_RXPULSE, 15, 1, 1, false) | |
600 | INT_CFG(DM365, INT_EMAC_TXPULSE, 16, 1, 1, false) | |
601 | INT_CFG(DM365, INT_EMAC_MISCPULSE, 17, 1, 1, false) | |
0c30e0d3 SP |
602 | INT_CFG(DM365, INT_IMX0_ENABLE, 0, 1, 0, false) |
603 | INT_CFG(DM365, INT_IMX0_DISABLE, 0, 1, 1, false) | |
604 | INT_CFG(DM365, INT_HDVICP_ENABLE, 0, 1, 1, false) | |
605 | INT_CFG(DM365, INT_HDVICP_DISABLE, 0, 1, 0, false) | |
606 | INT_CFG(DM365, INT_IMX1_ENABLE, 24, 1, 1, false) | |
607 | INT_CFG(DM365, INT_IMX1_DISABLE, 24, 1, 0, false) | |
608 | INT_CFG(DM365, INT_NSF_ENABLE, 25, 1, 1, false) | |
609 | INT_CFG(DM365, INT_NSF_DISABLE, 25, 1, 0, false) | |
e9ab3214 MA |
610 | |
611 | EVT_CFG(DM365, EVT2_ASP_TX, 0, 1, 0, false) | |
612 | EVT_CFG(DM365, EVT3_ASP_RX, 1, 1, 0, false) | |
e89861e9 MA |
613 | EVT_CFG(DM365, EVT2_VC_TX, 0, 1, 1, false) |
614 | EVT_CFG(DM365, EVT3_VC_RX, 1, 1, 1, false) | |
fb8fcb89 SP |
615 | #endif |
616 | }; | |
617 | ||
a3e13e89 SP |
618 | static u64 dm365_spi0_dma_mask = DMA_BIT_MASK(32); |
619 | ||
620 | static struct davinci_spi_platform_data dm365_spi0_pdata = { | |
621 | .version = SPI_VERSION_1, | |
622 | .num_chipselect = 2, | |
623 | .clk_internal = 1, | |
624 | .cs_hold = 1, | |
625 | .intr_level = 0, | |
626 | .poll_mode = 1, /* 0 -> interrupt mode 1-> polling mode */ | |
627 | .c2tdelay = 0, | |
628 | .t2cdelay = 0, | |
629 | }; | |
630 | ||
631 | static struct resource dm365_spi0_resources[] = { | |
632 | { | |
633 | .start = 0x01c66000, | |
634 | .end = 0x01c667ff, | |
635 | .flags = IORESOURCE_MEM, | |
636 | }, | |
637 | { | |
638 | .start = IRQ_DM365_SPIINT0_0, | |
639 | .flags = IORESOURCE_IRQ, | |
640 | }, | |
641 | { | |
642 | .start = 17, | |
643 | .flags = IORESOURCE_DMA, | |
644 | }, | |
645 | { | |
646 | .start = 16, | |
647 | .flags = IORESOURCE_DMA, | |
648 | }, | |
649 | { | |
650 | .start = EVENTQ_3, | |
651 | .flags = IORESOURCE_DMA, | |
652 | }, | |
653 | }; | |
654 | ||
655 | static struct platform_device dm365_spi0_device = { | |
656 | .name = "spi_davinci", | |
657 | .id = 0, | |
658 | .dev = { | |
659 | .dma_mask = &dm365_spi0_dma_mask, | |
660 | .coherent_dma_mask = DMA_BIT_MASK(32), | |
661 | .platform_data = &dm365_spi0_pdata, | |
662 | }, | |
663 | .num_resources = ARRAY_SIZE(dm365_spi0_resources), | |
664 | .resource = dm365_spi0_resources, | |
665 | }; | |
666 | ||
667 | void __init dm365_init_spi0(unsigned chipselect_mask, | |
668 | struct spi_board_info *info, unsigned len) | |
669 | { | |
670 | davinci_cfg_reg(DM365_SPI0_SCLK); | |
671 | davinci_cfg_reg(DM365_SPI0_SDI); | |
672 | davinci_cfg_reg(DM365_SPI0_SDO); | |
673 | ||
674 | /* not all slaves will be wired up */ | |
675 | if (chipselect_mask & BIT(0)) | |
676 | davinci_cfg_reg(DM365_SPI0_SDENA0); | |
677 | if (chipselect_mask & BIT(1)) | |
678 | davinci_cfg_reg(DM365_SPI0_SDENA1); | |
679 | ||
680 | spi_register_board_info(info, len); | |
681 | ||
682 | platform_device_register(&dm365_spi0_device); | |
683 | } | |
684 | ||
8ed0a9d4 SP |
685 | static struct emac_platform_data dm365_emac_pdata = { |
686 | .ctrl_reg_offset = DM365_EMAC_CNTRL_OFFSET, | |
687 | .ctrl_mod_reg_offset = DM365_EMAC_CNTRL_MOD_OFFSET, | |
688 | .ctrl_ram_offset = DM365_EMAC_CNTRL_RAM_OFFSET, | |
689 | .mdio_reg_offset = DM365_EMAC_MDIO_OFFSET, | |
690 | .ctrl_ram_size = DM365_EMAC_CNTRL_RAM_SIZE, | |
691 | .version = EMAC_VERSION_2, | |
692 | }; | |
693 | ||
694 | static struct resource dm365_emac_resources[] = { | |
695 | { | |
696 | .start = DM365_EMAC_BASE, | |
697 | .end = DM365_EMAC_BASE + 0x47ff, | |
698 | .flags = IORESOURCE_MEM, | |
699 | }, | |
700 | { | |
701 | .start = IRQ_DM365_EMAC_RXTHRESH, | |
702 | .end = IRQ_DM365_EMAC_RXTHRESH, | |
703 | .flags = IORESOURCE_IRQ, | |
704 | }, | |
705 | { | |
706 | .start = IRQ_DM365_EMAC_RXPULSE, | |
707 | .end = IRQ_DM365_EMAC_RXPULSE, | |
708 | .flags = IORESOURCE_IRQ, | |
709 | }, | |
710 | { | |
711 | .start = IRQ_DM365_EMAC_TXPULSE, | |
712 | .end = IRQ_DM365_EMAC_TXPULSE, | |
713 | .flags = IORESOURCE_IRQ, | |
714 | }, | |
715 | { | |
716 | .start = IRQ_DM365_EMAC_MISCPULSE, | |
717 | .end = IRQ_DM365_EMAC_MISCPULSE, | |
718 | .flags = IORESOURCE_IRQ, | |
719 | }, | |
720 | }; | |
721 | ||
722 | static struct platform_device dm365_emac_device = { | |
723 | .name = "davinci_emac", | |
724 | .id = 1, | |
725 | .dev = { | |
726 | .platform_data = &dm365_emac_pdata, | |
727 | }, | |
728 | .num_resources = ARRAY_SIZE(dm365_emac_resources), | |
729 | .resource = dm365_emac_resources, | |
730 | }; | |
fb8fcb89 SP |
731 | |
732 | static u8 dm365_default_priorities[DAVINCI_N_AINTC_IRQ] = { | |
733 | [IRQ_VDINT0] = 2, | |
734 | [IRQ_VDINT1] = 6, | |
735 | [IRQ_VDINT2] = 6, | |
736 | [IRQ_HISTINT] = 6, | |
737 | [IRQ_H3AINT] = 6, | |
738 | [IRQ_PRVUINT] = 6, | |
739 | [IRQ_RSZINT] = 6, | |
740 | [IRQ_DM365_INSFINT] = 7, | |
741 | [IRQ_VENCINT] = 6, | |
742 | [IRQ_ASQINT] = 6, | |
743 | [IRQ_IMXINT] = 6, | |
744 | [IRQ_DM365_IMCOPINT] = 4, | |
745 | [IRQ_USBINT] = 4, | |
746 | [IRQ_DM365_RTOINT] = 7, | |
747 | [IRQ_DM365_TINT5] = 7, | |
748 | [IRQ_DM365_TINT6] = 5, | |
749 | [IRQ_CCINT0] = 5, | |
750 | [IRQ_CCERRINT] = 5, | |
751 | [IRQ_TCERRINT0] = 5, | |
752 | [IRQ_TCERRINT] = 7, | |
753 | [IRQ_PSCIN] = 4, | |
754 | [IRQ_DM365_SPINT2_1] = 7, | |
755 | [IRQ_DM365_TINT7] = 7, | |
756 | [IRQ_DM365_SDIOINT0] = 7, | |
757 | [IRQ_MBXINT] = 7, | |
758 | [IRQ_MBRINT] = 7, | |
759 | [IRQ_MMCINT] = 7, | |
760 | [IRQ_DM365_MMCINT1] = 7, | |
761 | [IRQ_DM365_PWMINT3] = 7, | |
fb8fcb89 SP |
762 | [IRQ_AEMIFINT] = 2, |
763 | [IRQ_DM365_SDIOINT1] = 2, | |
764 | [IRQ_TINT0_TINT12] = 7, | |
765 | [IRQ_TINT0_TINT34] = 7, | |
766 | [IRQ_TINT1_TINT12] = 7, | |
767 | [IRQ_TINT1_TINT34] = 7, | |
768 | [IRQ_PWMINT0] = 7, | |
769 | [IRQ_PWMINT1] = 3, | |
770 | [IRQ_PWMINT2] = 3, | |
771 | [IRQ_I2C] = 3, | |
772 | [IRQ_UARTINT0] = 3, | |
773 | [IRQ_UARTINT1] = 3, | |
99381b4f | 774 | [IRQ_DM365_RTCINT] = 3, |
fb8fcb89 SP |
775 | [IRQ_DM365_SPIINT0_0] = 3, |
776 | [IRQ_DM365_SPIINT3_0] = 3, | |
777 | [IRQ_DM365_GPIO0] = 3, | |
778 | [IRQ_DM365_GPIO1] = 7, | |
779 | [IRQ_DM365_GPIO2] = 4, | |
780 | [IRQ_DM365_GPIO3] = 4, | |
781 | [IRQ_DM365_GPIO4] = 7, | |
782 | [IRQ_DM365_GPIO5] = 7, | |
783 | [IRQ_DM365_GPIO6] = 7, | |
784 | [IRQ_DM365_GPIO7] = 7, | |
785 | [IRQ_DM365_EMAC_RXTHRESH] = 7, | |
786 | [IRQ_DM365_EMAC_RXPULSE] = 7, | |
787 | [IRQ_DM365_EMAC_TXPULSE] = 7, | |
788 | [IRQ_DM365_EMAC_MISCPULSE] = 7, | |
789 | [IRQ_DM365_GPIO12] = 7, | |
790 | [IRQ_DM365_GPIO13] = 7, | |
791 | [IRQ_DM365_GPIO14] = 7, | |
792 | [IRQ_DM365_GPIO15] = 7, | |
793 | [IRQ_DM365_KEYINT] = 7, | |
794 | [IRQ_DM365_TCERRINT2] = 7, | |
795 | [IRQ_DM365_TCERRINT3] = 7, | |
796 | [IRQ_DM365_EMUINT] = 7, | |
797 | }; | |
798 | ||
15061b5d SP |
799 | /* Four Transfer Controllers on DM365 */ |
800 | static const s8 | |
801 | dm365_queue_tc_mapping[][2] = { | |
802 | /* {event queue no, TC no} */ | |
803 | {0, 0}, | |
804 | {1, 1}, | |
805 | {2, 2}, | |
806 | {3, 3}, | |
807 | {-1, -1}, | |
808 | }; | |
809 | ||
810 | static const s8 | |
811 | dm365_queue_priority_mapping[][2] = { | |
812 | /* {event queue no, Priority} */ | |
813 | {0, 7}, | |
814 | {1, 7}, | |
815 | {2, 7}, | |
816 | {3, 0}, | |
817 | {-1, -1}, | |
818 | }; | |
819 | ||
820 | static struct edma_soc_info dm365_edma_info[] = { | |
821 | { | |
822 | .n_channel = 64, | |
823 | .n_region = 4, | |
824 | .n_slot = 256, | |
825 | .n_tc = 4, | |
826 | .n_cc = 1, | |
827 | .queue_tc_mapping = dm365_queue_tc_mapping, | |
828 | .queue_priority_mapping = dm365_queue_priority_mapping, | |
7307d093 | 829 | .default_queue = EVENTQ_3, |
15061b5d SP |
830 | }, |
831 | }; | |
832 | ||
833 | static struct resource edma_resources[] = { | |
834 | { | |
835 | .name = "edma_cc0", | |
836 | .start = 0x01c00000, | |
837 | .end = 0x01c00000 + SZ_64K - 1, | |
838 | .flags = IORESOURCE_MEM, | |
839 | }, | |
840 | { | |
841 | .name = "edma_tc0", | |
842 | .start = 0x01c10000, | |
843 | .end = 0x01c10000 + SZ_1K - 1, | |
844 | .flags = IORESOURCE_MEM, | |
845 | }, | |
846 | { | |
847 | .name = "edma_tc1", | |
848 | .start = 0x01c10400, | |
849 | .end = 0x01c10400 + SZ_1K - 1, | |
850 | .flags = IORESOURCE_MEM, | |
851 | }, | |
852 | { | |
853 | .name = "edma_tc2", | |
854 | .start = 0x01c10800, | |
855 | .end = 0x01c10800 + SZ_1K - 1, | |
856 | .flags = IORESOURCE_MEM, | |
857 | }, | |
858 | { | |
859 | .name = "edma_tc3", | |
860 | .start = 0x01c10c00, | |
861 | .end = 0x01c10c00 + SZ_1K - 1, | |
862 | .flags = IORESOURCE_MEM, | |
863 | }, | |
864 | { | |
865 | .name = "edma0", | |
866 | .start = IRQ_CCINT0, | |
867 | .flags = IORESOURCE_IRQ, | |
868 | }, | |
869 | { | |
870 | .name = "edma0_err", | |
871 | .start = IRQ_CCERRINT, | |
872 | .flags = IORESOURCE_IRQ, | |
873 | }, | |
874 | /* not using TC*_ERR */ | |
875 | }; | |
876 | ||
877 | static struct platform_device dm365_edma_device = { | |
878 | .name = "edma", | |
879 | .id = 0, | |
880 | .dev.platform_data = dm365_edma_info, | |
881 | .num_resources = ARRAY_SIZE(edma_resources), | |
882 | .resource = edma_resources, | |
883 | }; | |
884 | ||
e9ab3214 MA |
885 | static struct resource dm365_asp_resources[] = { |
886 | { | |
887 | .start = DAVINCI_DM365_ASP0_BASE, | |
888 | .end = DAVINCI_DM365_ASP0_BASE + SZ_8K - 1, | |
889 | .flags = IORESOURCE_MEM, | |
890 | }, | |
891 | { | |
892 | .start = DAVINCI_DMA_ASP0_TX, | |
893 | .end = DAVINCI_DMA_ASP0_TX, | |
894 | .flags = IORESOURCE_DMA, | |
895 | }, | |
896 | { | |
897 | .start = DAVINCI_DMA_ASP0_RX, | |
898 | .end = DAVINCI_DMA_ASP0_RX, | |
899 | .flags = IORESOURCE_DMA, | |
900 | }, | |
901 | }; | |
902 | ||
903 | static struct platform_device dm365_asp_device = { | |
904 | .name = "davinci-asp", | |
905 | .id = 0, | |
906 | .num_resources = ARRAY_SIZE(dm365_asp_resources), | |
907 | .resource = dm365_asp_resources, | |
908 | }; | |
909 | ||
e89861e9 MA |
910 | static struct resource dm365_vc_resources[] = { |
911 | { | |
912 | .start = DAVINCI_DM365_VC_BASE, | |
913 | .end = DAVINCI_DM365_VC_BASE + SZ_1K - 1, | |
914 | .flags = IORESOURCE_MEM, | |
915 | }, | |
916 | { | |
917 | .start = DAVINCI_DMA_VC_TX, | |
918 | .end = DAVINCI_DMA_VC_TX, | |
919 | .flags = IORESOURCE_DMA, | |
920 | }, | |
921 | { | |
922 | .start = DAVINCI_DMA_VC_RX, | |
923 | .end = DAVINCI_DMA_VC_RX, | |
924 | .flags = IORESOURCE_DMA, | |
925 | }, | |
926 | }; | |
927 | ||
928 | static struct platform_device dm365_vc_device = { | |
929 | .name = "davinci_voicecodec", | |
930 | .id = -1, | |
931 | .num_resources = ARRAY_SIZE(dm365_vc_resources), | |
932 | .resource = dm365_vc_resources, | |
933 | }; | |
934 | ||
99381b4f MA |
935 | static struct resource dm365_rtc_resources[] = { |
936 | { | |
937 | .start = DM365_RTC_BASE, | |
938 | .end = DM365_RTC_BASE + SZ_1K - 1, | |
939 | .flags = IORESOURCE_MEM, | |
940 | }, | |
941 | { | |
942 | .start = IRQ_DM365_RTCINT, | |
943 | .flags = IORESOURCE_IRQ, | |
944 | }, | |
945 | }; | |
946 | ||
947 | static struct platform_device dm365_rtc_device = { | |
948 | .name = "rtc_davinci", | |
949 | .id = 0, | |
950 | .num_resources = ARRAY_SIZE(dm365_rtc_resources), | |
951 | .resource = dm365_rtc_resources, | |
952 | }; | |
953 | ||
fb8fcb89 SP |
954 | static struct map_desc dm365_io_desc[] = { |
955 | { | |
956 | .virtual = IO_VIRT, | |
957 | .pfn = __phys_to_pfn(IO_PHYS), | |
958 | .length = IO_SIZE, | |
959 | .type = MT_DEVICE | |
960 | }, | |
961 | { | |
962 | .virtual = SRAM_VIRT, | |
963 | .pfn = __phys_to_pfn(0x00010000), | |
964 | .length = SZ_32K, | |
965 | /* MT_MEMORY_NONCACHED requires supersection alignment */ | |
966 | .type = MT_DEVICE, | |
967 | }, | |
968 | }; | |
969 | ||
990c09d5 MA |
970 | static struct resource dm365_ks_resources[] = { |
971 | { | |
972 | /* registers */ | |
973 | .start = DM365_KEYSCAN_BASE, | |
974 | .end = DM365_KEYSCAN_BASE + SZ_1K - 1, | |
975 | .flags = IORESOURCE_MEM, | |
976 | }, | |
977 | { | |
978 | /* interrupt */ | |
979 | .start = IRQ_DM365_KEYINT, | |
980 | .end = IRQ_DM365_KEYINT, | |
981 | .flags = IORESOURCE_IRQ, | |
982 | }, | |
983 | }; | |
984 | ||
985 | static struct platform_device dm365_ks_device = { | |
986 | .name = "davinci_keyscan", | |
987 | .id = 0, | |
988 | .num_resources = ARRAY_SIZE(dm365_ks_resources), | |
989 | .resource = dm365_ks_resources, | |
990 | }; | |
991 | ||
fb8fcb89 SP |
992 | /* Contents of JTAG ID register used to identify exact cpu type */ |
993 | static struct davinci_id dm365_ids[] = { | |
994 | { | |
995 | .variant = 0x0, | |
996 | .part_no = 0xb83e, | |
997 | .manufacturer = 0x017, | |
998 | .cpu_id = DAVINCI_CPU_ID_DM365, | |
cc36e97b SP |
999 | .name = "dm365_rev1.1", |
1000 | }, | |
1001 | { | |
1002 | .variant = 0x8, | |
1003 | .part_no = 0xb83e, | |
1004 | .manufacturer = 0x017, | |
1005 | .cpu_id = DAVINCI_CPU_ID_DM365, | |
1006 | .name = "dm365_rev1.2", | |
fb8fcb89 SP |
1007 | }, |
1008 | }; | |
1009 | ||
1010 | static void __iomem *dm365_psc_bases[] = { | |
1011 | IO_ADDRESS(DAVINCI_PWR_SLEEP_CNTRL_BASE), | |
1012 | }; | |
1013 | ||
28552c2e | 1014 | static struct davinci_timer_info dm365_timer_info = { |
fb8fcb89 SP |
1015 | .timers = davinci_timer_instance, |
1016 | .clockevent_id = T0_BOT, | |
1017 | .clocksource_id = T0_TOP, | |
1018 | }; | |
1019 | ||
1020 | static struct plat_serial8250_port dm365_serial_platform_data[] = { | |
1021 | { | |
1022 | .mapbase = DAVINCI_UART0_BASE, | |
1023 | .irq = IRQ_UARTINT0, | |
1024 | .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST | | |
1025 | UPF_IOREMAP, | |
1026 | .iotype = UPIO_MEM, | |
1027 | .regshift = 2, | |
1028 | }, | |
1029 | { | |
1030 | .mapbase = DAVINCI_UART1_BASE, | |
1031 | .irq = IRQ_UARTINT1, | |
1032 | .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST | | |
1033 | UPF_IOREMAP, | |
1034 | .iotype = UPIO_MEM, | |
1035 | .regshift = 2, | |
1036 | }, | |
1037 | { | |
1038 | .flags = 0 | |
1039 | }, | |
1040 | }; | |
1041 | ||
1042 | static struct platform_device dm365_serial_device = { | |
1043 | .name = "serial8250", | |
1044 | .id = PLAT8250_DEV_PLATFORM, | |
1045 | .dev = { | |
1046 | .platform_data = dm365_serial_platform_data, | |
1047 | }, | |
1048 | }; | |
1049 | ||
1050 | static struct davinci_soc_info davinci_soc_info_dm365 = { | |
1051 | .io_desc = dm365_io_desc, | |
1052 | .io_desc_num = ARRAY_SIZE(dm365_io_desc), | |
1053 | .jtag_id_base = IO_ADDRESS(0x01c40028), | |
1054 | .ids = dm365_ids, | |
1055 | .ids_num = ARRAY_SIZE(dm365_ids), | |
1056 | .cpu_clks = dm365_clks, | |
1057 | .psc_bases = dm365_psc_bases, | |
1058 | .psc_bases_num = ARRAY_SIZE(dm365_psc_bases), | |
1059 | .pinmux_base = IO_ADDRESS(DAVINCI_SYSTEM_MODULE_BASE), | |
1060 | .pinmux_pins = dm365_pins, | |
1061 | .pinmux_pins_num = ARRAY_SIZE(dm365_pins), | |
1062 | .intc_base = IO_ADDRESS(DAVINCI_ARM_INTC_BASE), | |
1063 | .intc_type = DAVINCI_INTC_TYPE_AINTC, | |
1064 | .intc_irq_prios = dm365_default_priorities, | |
1065 | .intc_irq_num = DAVINCI_N_AINTC_IRQ, | |
1066 | .timer_info = &dm365_timer_info, | |
1067 | .gpio_base = IO_ADDRESS(DAVINCI_GPIO_BASE), | |
1068 | .gpio_num = 104, | |
7a36071e DB |
1069 | .gpio_irq = IRQ_DM365_GPIO0, |
1070 | .gpio_unbanked = 8, /* really 16 ... skip muxed GPIOs */ | |
fb8fcb89 | 1071 | .serial_dev = &dm365_serial_device, |
8ed0a9d4 | 1072 | .emac_pdata = &dm365_emac_pdata, |
fb8fcb89 SP |
1073 | .sram_dma = 0x00010000, |
1074 | .sram_len = SZ_32K, | |
1075 | }; | |
1076 | ||
e9ab3214 MA |
1077 | void __init dm365_init_asp(struct snd_platform_data *pdata) |
1078 | { | |
1079 | davinci_cfg_reg(DM365_MCBSP0_BDX); | |
1080 | davinci_cfg_reg(DM365_MCBSP0_X); | |
1081 | davinci_cfg_reg(DM365_MCBSP0_BFSX); | |
1082 | davinci_cfg_reg(DM365_MCBSP0_BDR); | |
1083 | davinci_cfg_reg(DM365_MCBSP0_R); | |
1084 | davinci_cfg_reg(DM365_MCBSP0_BFSR); | |
1085 | davinci_cfg_reg(DM365_EVT2_ASP_TX); | |
1086 | davinci_cfg_reg(DM365_EVT3_ASP_RX); | |
1087 | dm365_asp_device.dev.platform_data = pdata; | |
1088 | platform_device_register(&dm365_asp_device); | |
1089 | } | |
1090 | ||
e89861e9 MA |
1091 | void __init dm365_init_vc(struct snd_platform_data *pdata) |
1092 | { | |
1093 | davinci_cfg_reg(DM365_EVT2_VC_TX); | |
1094 | davinci_cfg_reg(DM365_EVT3_VC_RX); | |
1095 | dm365_vc_device.dev.platform_data = pdata; | |
1096 | platform_device_register(&dm365_vc_device); | |
1097 | } | |
1098 | ||
990c09d5 MA |
1099 | void __init dm365_init_ks(struct davinci_ks_platform_data *pdata) |
1100 | { | |
990c09d5 MA |
1101 | dm365_ks_device.dev.platform_data = pdata; |
1102 | platform_device_register(&dm365_ks_device); | |
1103 | } | |
1104 | ||
99381b4f MA |
1105 | void __init dm365_init_rtc(void) |
1106 | { | |
1107 | davinci_cfg_reg(DM365_INT_PRTCSS); | |
1108 | platform_device_register(&dm365_rtc_device); | |
1109 | } | |
1110 | ||
fb8fcb89 SP |
1111 | void __init dm365_init(void) |
1112 | { | |
1113 | davinci_common_init(&davinci_soc_info_dm365); | |
1114 | } | |
8ed0a9d4 | 1115 | |
f2a4c59d MK |
1116 | static struct resource dm365_vpss_resources[] = { |
1117 | { | |
1118 | /* VPSS ISP5 Base address */ | |
1119 | .name = "isp5", | |
1120 | .start = 0x01c70000, | |
1121 | .end = 0x01c70000 + 0xff, | |
1122 | .flags = IORESOURCE_MEM, | |
1123 | }, | |
1124 | { | |
1125 | /* VPSS CLK Base address */ | |
1126 | .name = "vpss", | |
1127 | .start = 0x01c70200, | |
1128 | .end = 0x01c70200 + 0xff, | |
1129 | .flags = IORESOURCE_MEM, | |
1130 | }, | |
1131 | }; | |
1132 | ||
1133 | static struct platform_device dm365_vpss_device = { | |
1134 | .name = "vpss", | |
1135 | .id = -1, | |
1136 | .dev.platform_data = "dm365_vpss", | |
1137 | .num_resources = ARRAY_SIZE(dm365_vpss_resources), | |
1138 | .resource = dm365_vpss_resources, | |
1139 | }; | |
1140 | ||
1141 | static struct resource vpfe_resources[] = { | |
1142 | { | |
1143 | .start = IRQ_VDINT0, | |
1144 | .end = IRQ_VDINT0, | |
1145 | .flags = IORESOURCE_IRQ, | |
1146 | }, | |
1147 | { | |
1148 | .start = IRQ_VDINT1, | |
1149 | .end = IRQ_VDINT1, | |
1150 | .flags = IORESOURCE_IRQ, | |
1151 | }, | |
1152 | }; | |
1153 | ||
1154 | static u64 vpfe_capture_dma_mask = DMA_BIT_MASK(32); | |
1155 | static struct platform_device vpfe_capture_dev = { | |
1156 | .name = CAPTURE_DRV_NAME, | |
1157 | .id = -1, | |
1158 | .num_resources = ARRAY_SIZE(vpfe_resources), | |
1159 | .resource = vpfe_resources, | |
1160 | .dev = { | |
1161 | .dma_mask = &vpfe_capture_dma_mask, | |
1162 | .coherent_dma_mask = DMA_BIT_MASK(32), | |
1163 | }, | |
1164 | }; | |
1165 | ||
1166 | static void dm365_isif_setup_pinmux(void) | |
1167 | { | |
1168 | davinci_cfg_reg(DM365_VIN_CAM_WEN); | |
1169 | davinci_cfg_reg(DM365_VIN_CAM_VD); | |
1170 | davinci_cfg_reg(DM365_VIN_CAM_HD); | |
1171 | davinci_cfg_reg(DM365_VIN_YIN4_7_EN); | |
1172 | davinci_cfg_reg(DM365_VIN_YIN0_3_EN); | |
1173 | } | |
1174 | ||
1175 | static struct resource isif_resource[] = { | |
1176 | /* ISIF Base address */ | |
1177 | { | |
1178 | .start = 0x01c71000, | |
1179 | .end = 0x01c71000 + 0x1ff, | |
1180 | .flags = IORESOURCE_MEM, | |
1181 | }, | |
1182 | /* ISIF Linearization table 0 */ | |
1183 | { | |
1184 | .start = 0x1C7C000, | |
1185 | .end = 0x1C7C000 + 0x2ff, | |
1186 | .flags = IORESOURCE_MEM, | |
1187 | }, | |
1188 | /* ISIF Linearization table 1 */ | |
1189 | { | |
1190 | .start = 0x1C7C400, | |
1191 | .end = 0x1C7C400 + 0x2ff, | |
1192 | .flags = IORESOURCE_MEM, | |
1193 | }, | |
1194 | }; | |
1195 | static struct platform_device dm365_isif_dev = { | |
1196 | .name = "isif", | |
1197 | .id = -1, | |
1198 | .num_resources = ARRAY_SIZE(isif_resource), | |
1199 | .resource = isif_resource, | |
1200 | .dev = { | |
1201 | .dma_mask = &vpfe_capture_dma_mask, | |
1202 | .coherent_dma_mask = DMA_BIT_MASK(32), | |
1203 | .platform_data = dm365_isif_setup_pinmux, | |
1204 | }, | |
1205 | }; | |
1206 | ||
8ed0a9d4 SP |
1207 | static int __init dm365_init_devices(void) |
1208 | { | |
1209 | if (!cpu_is_davinci_dm365()) | |
1210 | return 0; | |
1211 | ||
15061b5d SP |
1212 | davinci_cfg_reg(DM365_INT_EDMA_CC); |
1213 | platform_device_register(&dm365_edma_device); | |
8ed0a9d4 | 1214 | platform_device_register(&dm365_emac_device); |
f2a4c59d MK |
1215 | /* Add isif clock alias */ |
1216 | clk_add_alias("master", dm365_isif_dev.name, "vpss_master", NULL); | |
1217 | platform_device_register(&dm365_vpss_device); | |
1218 | platform_device_register(&dm365_isif_dev); | |
1219 | platform_device_register(&vpfe_capture_dev); | |
8ed0a9d4 SP |
1220 | return 0; |
1221 | } | |
1222 | postcore_initcall(dm365_init_devices); | |
f2a4c59d MK |
1223 | |
1224 | void dm365_set_vpfe_config(struct vpfe_config *cfg) | |
1225 | { | |
1226 | vpfe_capture_dev.dev.platform_data = cfg; | |
1227 | } |