Merge branch 'for-linus' of ssh://gitolite.kernel.org/pub/scm/linux/kernel/git/jikos...
[linux-2.6-block.git] / arch / arm / boot / dts / zynq-zc706.dts
CommitLineData
4bda2670 1/*
aeb29453 2 * Copyright (C) 2011 - 2014 Xilinx
4bda2670 3 * Copyright (C) 2012 National Instruments Corp.
4bda2670
SB
4 *
5 * This software is licensed under the terms of the GNU General Public
6 * License version 2, as published by the Free Software Foundation, and
7 * may be copied, distributed, and modified under those terms.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 */
14/dts-v1/;
1188c024 15#include "zynq-7000.dtsi"
4bda2670
SB
16
17/ {
18 model = "Zynq ZC706 Development Board";
19 compatible = "xlnx,zynq-zc706", "xlnx,zynq-7000";
20
ab216ac5
MS
21 aliases {
22 ethernet0 = &gem0;
23 i2c0 = &i2c0;
24 serial0 = &uart1;
25 };
26
da457d57 27 memory@0 {
4bda2670 28 device_type = "memory";
b65186da 29 reg = <0x0 0x40000000>;
4bda2670
SB
30 };
31
32 chosen {
21ad06cc 33 bootargs = "";
2221043b 34 stdout-path = "serial0:115200n8";
4bda2670
SB
35 };
36
1643b316
SB
37 usb_phy0: phy0 {
38 compatible = "usb-nop-xceiv";
39 #phy-cells = <0>;
40 };
4bda2670
SB
41};
42
8c7634c0
PC
43&clkc {
44 ps-clk-frequency = <33333333>;
45};
46
982264c3
ST
47&gem0 {
48 status = "okay";
da45581e 49 phy-mode = "rgmii-id";
f62f4047 50 phy-handle = <&ethernet_phy>;
f52948ea
SB
51 pinctrl-names = "default";
52 pinctrl-0 = <&pinctrl_gem0_default>;
f62f4047
SB
53
54 ethernet_phy: ethernet-phy@7 {
55 reg = <7>;
e5e6f687 56 device_type = "ethernet-phy";
f62f4047 57 };
982264c3
ST
58};
59
f52948ea
SB
60&gpio0 {
61 pinctrl-names = "default";
62 pinctrl-0 = <&pinctrl_gpio0_default>;
63};
64
0f6faa3f
SB
65&i2c0 {
66 status = "okay";
67 clock-frequency = <400000>;
f52948ea
SB
68 pinctrl-names = "default";
69 pinctrl-0 = <&pinctrl_i2c0_default>;
0f6faa3f
SB
70
71 i2cswitch@74 {
72 compatible = "nxp,pca9548";
73 #address-cells = <1>;
74 #size-cells = <0>;
75 reg = <0x74>;
76
77 i2c@0 {
78 #address-cells = <1>;
79 #size-cells = <0>;
80 reg = <0>;
81 si570: clock-generator@5d {
82 #clock-cells = <0>;
83 compatible = "silabs,si570";
84 temperature-stability = <50>;
85 reg = <0x5d>;
86 factory-fout = <156250000>;
87 clock-frequency = <148500000>;
88 };
89 };
90
b0903489
CK
91 i2c@1 {
92 #address-cells = <1>;
93 #size-cells = <0>;
94 reg = <1>;
95 adv7511: hdmi-tx@39 {
96 compatible = "adi,adv7511";
97 reg = <0x39>;
98 adi,input-depth = <8>;
99 adi,input-colorspace = "yuv422";
100 adi,input-clock = "1x";
101 adi,input-style = <3>;
102 adi,input-justification = "evenly";
103 };
104 };
105
0f6faa3f
SB
106 i2c@2 {
107 #address-cells = <1>;
108 #size-cells = <0>;
109 reg = <2>;
110 eeprom@54 {
111 compatible = "at,24c08";
112 reg = <0x54>;
113 };
114 };
115
116 i2c@3 {
117 #address-cells = <1>;
118 #size-cells = <0>;
119 reg = <3>;
120 gpio@21 {
121 compatible = "ti,tca6416";
122 reg = <0x21>;
123 gpio-controller;
124 #gpio-cells = <2>;
125 };
126 };
127
128 i2c@4 {
129 #address-cells = <1>;
130 #size-cells = <0>;
131 reg = <4>;
132 rtc@51 {
133 compatible = "nxp,pcf8563";
134 reg = <0x51>;
135 };
136 };
137
138 i2c@7 {
139 #address-cells = <1>;
140 #size-cells = <0>;
141 reg = <7>;
142 ucd90120@65 {
143 compatible = "ti,ucd90120";
144 reg = <0x65>;
145 };
146 };
147 };
148};
149
f52948ea
SB
150&pinctrl0 {
151 pinctrl_gem0_default: gem0-default {
152 mux {
153 function = "ethernet0";
154 groups = "ethernet0_0_grp";
155 };
156
157 conf {
158 groups = "ethernet0_0_grp";
159 slew-rate = <0>;
160 io-standard = <4>;
161 };
162
163 conf-rx {
164 pins = "MIO22", "MIO23", "MIO24", "MIO25", "MIO26", "MIO27";
165 bias-high-impedance;
166 low-power-disable;
167 };
168
169 conf-tx {
170 pins = "MIO16", "MIO17", "MIO18", "MIO19", "MIO20", "MIO21";
171 low-power-enable;
172 bias-disable;
173 };
174
175 mux-mdio {
176 function = "mdio0";
177 groups = "mdio0_0_grp";
178 };
179
180 conf-mdio {
181 groups = "mdio0_0_grp";
182 slew-rate = <0>;
183 io-standard = <1>;
184 bias-disable;
185 };
186 };
187
188 pinctrl_gpio0_default: gpio0-default {
189 mux {
190 function = "gpio0";
191 groups = "gpio0_7_grp", "gpio0_46_grp", "gpio0_47_grp";
192 };
193
194 conf {
195 groups = "gpio0_7_grp", "gpio0_46_grp", "gpio0_47_grp";
196 slew-rate = <0>;
197 io-standard = <1>;
198 };
199
200 conf-pull-up {
201 pins = "MIO46", "MIO47";
202 bias-pull-up;
203 };
204
205 conf-pull-none {
206 pins = "MIO7";
207 bias-disable;
208 };
209 };
210
211 pinctrl_i2c0_default: i2c0-default {
212 mux {
213 groups = "i2c0_10_grp";
214 function = "i2c0";
215 };
216
217 conf {
218 groups = "i2c0_10_grp";
219 bias-pull-up;
220 slew-rate = <0>;
221 io-standard = <1>;
222 };
223 };
224
225 pinctrl_sdhci0_default: sdhci0-default {
226 mux {
227 groups = "sdio0_2_grp";
228 function = "sdio0";
229 };
230
231 conf {
232 groups = "sdio0_2_grp";
233 slew-rate = <0>;
234 io-standard = <1>;
235 bias-disable;
236 };
237
238 mux-cd {
239 groups = "gpio0_14_grp";
240 function = "sdio0_cd";
241 };
242
243 conf-cd {
244 groups = "gpio0_14_grp";
245 bias-high-impedance;
246 bias-pull-up;
247 slew-rate = <0>;
248 io-standard = <1>;
249 };
250
251 mux-wp {
252 groups = "gpio0_15_grp";
253 function = "sdio0_wp";
254 };
255
256 conf-wp {
257 groups = "gpio0_15_grp";
258 bias-high-impedance;
259 bias-pull-up;
260 slew-rate = <0>;
261 io-standard = <1>;
262 };
263 };
264
265 pinctrl_uart1_default: uart1-default {
266 mux {
267 groups = "uart1_10_grp";
268 function = "uart1";
269 };
270
271 conf {
272 groups = "uart1_10_grp";
273 slew-rate = <0>;
274 io-standard = <1>;
275 };
276
277 conf-rx {
278 pins = "MIO49";
279 bias-high-impedance;
280 };
281
282 conf-tx {
283 pins = "MIO48";
284 bias-disable;
285 };
286 };
0c79b9fe
SB
287
288 pinctrl_usb0_default: usb0-default {
289 mux {
290 groups = "usb0_0_grp";
291 function = "usb0";
292 };
293
294 conf {
295 groups = "usb0_0_grp";
296 slew-rate = <0>;
297 io-standard = <1>;
298 };
299
300 conf-rx {
301 pins = "MIO29", "MIO31", "MIO36";
302 bias-high-impedance;
303 };
304
305 conf-tx {
306 pins = "MIO28", "MIO30", "MIO32", "MIO33", "MIO34",
307 "MIO35", "MIO37", "MIO38", "MIO39";
308 bias-disable;
309 };
310 };
f52948ea
SB
311};
312
3f7c7302
SB
313&sdhci0 {
314 status = "okay";
f52948ea
SB
315 pinctrl-names = "default";
316 pinctrl-0 = <&pinctrl_sdhci0_default>;
3f7c7302
SB
317};
318
4bda2670
SB
319&uart1 {
320 status = "okay";
f52948ea
SB
321 pinctrl-names = "default";
322 pinctrl-0 = <&pinctrl_uart1_default>;
4bda2670 323};
1643b316
SB
324
325&usb0 {
326 status = "okay";
327 dr_mode = "host";
328 usb-phy = <&usb_phy0>;
0c79b9fe
SB
329 pinctrl-names = "default";
330 pinctrl-0 = <&pinctrl_usb0_default>;
1643b316 331};