Commit | Line | Data |
---|---|---|
19b85c08 TP |
1 | /* |
2 | * Device Tree file for OpenBlocks AX3-4 board | |
3 | * | |
4 | * Copyright (C) 2012 Marvell | |
5 | * | |
6 | * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> | |
7 | * | |
8 | * This file is licensed under the terms of the GNU General Public | |
9 | * License version 2. This program is licensed "as is" without any | |
10 | * warranty of any kind, whether express or implied. | |
11 | */ | |
12 | ||
13 | /dts-v1/; | |
29e74f8b | 14 | #include <dt-bindings/gpio/gpio.h> |
5c0169d1 | 15 | #include <dt-bindings/input/input.h> |
38149887 | 16 | #include "armada-xp-mv78260.dtsi" |
19b85c08 TP |
17 | |
18 | / { | |
19 | model = "PlatHome OpenBlocks AX3-4 board"; | |
20 | compatible = "plathome,openblocks-ax3-4", "marvell,armadaxp-mv78260", "marvell,armadaxp", "marvell,armada-370-xp"; | |
21 | ||
22 | chosen { | |
23 | bootargs = "console=ttyS0,115200 earlyprintk"; | |
24 | }; | |
25 | ||
26 | memory { | |
27 | device_type = "memory"; | |
e47043ae | 28 | reg = <0 0x00000000 0 0x40000000>; /* 1 GB soldered on */ |
19b85c08 TP |
29 | }; |
30 | ||
31 | soc { | |
0cd3754a | 32 | ranges = <MBUS_ID(0xf0, 0x01) 0 0 0xd0000000 0x100000 |
de1af8d4 EG |
33 | MBUS_ID(0x01, 0x1d) 0 0 0xfff00000 0x100000 |
34 | MBUS_ID(0x01, 0x2f) 0 0 0xf0000000 0x8000000>; | |
35 | ||
36 | devbus-bootcs { | |
37 | status = "okay"; | |
38 | ||
39 | /* Device Bus parameters are required */ | |
40 | ||
41 | /* Read parameters */ | |
6e20bae8 | 42 | devbus,bus-width = <16>; |
de1af8d4 EG |
43 | devbus,turn-off-ps = <60000>; |
44 | devbus,badr-skew-ps = <0>; | |
45 | devbus,acc-first-ps = <124000>; | |
46 | devbus,acc-next-ps = <248000>; | |
47 | devbus,rd-setup-ps = <0>; | |
48 | devbus,rd-hold-ps = <0>; | |
49 | ||
50 | /* Write parameters */ | |
51 | devbus,sync-enable = <0>; | |
52 | devbus,wr-high-ps = <60000>; | |
53 | devbus,wr-low-ps = <60000>; | |
54 | devbus,ale-wr-ps = <60000>; | |
55 | ||
56 | /* NOR 128 MiB */ | |
57 | nor@0 { | |
58 | compatible = "cfi-flash"; | |
59 | reg = <0 0x8000000>; | |
60 | bank-width = <2>; | |
61 | }; | |
62 | }; | |
00ed4a0b | 63 | |
14fd8ed0 EG |
64 | pcie-controller { |
65 | status = "okay"; | |
66 | /* Internal mini-PCIe connector */ | |
67 | pcie@1,0 { | |
68 | /* Port 0, Lane 0 */ | |
69 | status = "okay"; | |
70 | }; | |
71 | }; | |
72 | ||
467f54b2 GC |
73 | internal-regs { |
74 | serial@12000 { | |
467f54b2 | 75 | status = "okay"; |
19b85c08 | 76 | }; |
467f54b2 | 77 | serial@12100 { |
467f54b2 | 78 | status = "okay"; |
19b85c08 | 79 | }; |
467f54b2 GC |
80 | pinctrl { |
81 | led_pins: led-pins-0 { | |
82 | marvell,pins = "mpp49", "mpp51", "mpp53"; | |
83 | marvell,function = "gpio"; | |
84 | }; | |
19b85c08 | 85 | }; |
467f54b2 GC |
86 | leds { |
87 | compatible = "gpio-leds"; | |
88 | pinctrl-names = "default"; | |
89 | pinctrl-0 = <&led_pins>; | |
90 | ||
91 | red_led { | |
92 | label = "red_led"; | |
29e74f8b | 93 | gpios = <&gpio1 17 GPIO_ACTIVE_LOW>; |
467f54b2 GC |
94 | default-state = "off"; |
95 | }; | |
96 | ||
97 | yellow_led { | |
98 | label = "yellow_led"; | |
29e74f8b | 99 | gpios = <&gpio1 19 GPIO_ACTIVE_LOW>; |
467f54b2 GC |
100 | default-state = "off"; |
101 | }; | |
102 | ||
103 | green_led { | |
104 | label = "green_led"; | |
29e74f8b | 105 | gpios = <&gpio1 21 GPIO_ACTIVE_LOW>; |
dcdf14c7 | 106 | default-state = "keep"; |
467f54b2 | 107 | }; |
19b85c08 | 108 | }; |
f69c92f4 | 109 | |
467f54b2 GC |
110 | gpio_keys { |
111 | compatible = "gpio-keys"; | |
112 | #address-cells = <1>; | |
113 | #size-cells = <0>; | |
4ca73962 | 114 | |
467f54b2 GC |
115 | button@1 { |
116 | label = "Init Button"; | |
5c0169d1 | 117 | linux,code = <KEY_POWER>; |
29e74f8b | 118 | gpios = <&gpio1 28 GPIO_ACTIVE_HIGH>; |
467f54b2 | 119 | }; |
4ca73962 | 120 | }; |
4ca73962 | 121 | |
467f54b2 GC |
122 | mdio { |
123 | phy0: ethernet-phy@0 { | |
124 | reg = <0>; | |
125 | }; | |
f69c92f4 | 126 | |
467f54b2 GC |
127 | phy1: ethernet-phy@1 { |
128 | reg = <1>; | |
129 | }; | |
f69c92f4 | 130 | |
467f54b2 GC |
131 | phy2: ethernet-phy@2 { |
132 | reg = <2>; | |
133 | }; | |
f69c92f4 | 134 | |
467f54b2 GC |
135 | phy3: ethernet-phy@3 { |
136 | reg = <3>; | |
137 | }; | |
f69c92f4 | 138 | }; |
f69c92f4 | 139 | |
467f54b2 GC |
140 | ethernet@70000 { |
141 | status = "okay"; | |
142 | phy = <&phy0>; | |
143 | phy-mode = "sgmii"; | |
144 | }; | |
145 | ethernet@74000 { | |
146 | status = "okay"; | |
147 | phy = <&phy1>; | |
148 | phy-mode = "sgmii"; | |
149 | }; | |
150 | ethernet@30000 { | |
151 | status = "okay"; | |
152 | phy = <&phy2>; | |
153 | phy-mode = "sgmii"; | |
154 | }; | |
155 | ethernet@34000 { | |
156 | status = "okay"; | |
157 | phy = <&phy3>; | |
158 | phy-mode = "sgmii"; | |
159 | }; | |
160 | i2c@11000 { | |
161 | status = "okay"; | |
162 | clock-frequency = <400000>; | |
163 | }; | |
164 | i2c@11100 { | |
165 | status = "okay"; | |
166 | clock-frequency = <400000>; | |
14bedd4a | 167 | |
467f54b2 GC |
168 | s35390a: s35390a@30 { |
169 | compatible = "s35390a"; | |
170 | reg = <0x30>; | |
171 | }; | |
172 | }; | |
173 | sata@a0000 { | |
174 | nr-ports = <2>; | |
175 | status = "okay"; | |
176 | }; | |
8034891b TP |
177 | |
178 | /* Front side USB 0 */ | |
467f54b2 GC |
179 | usb@50000 { |
180 | status = "okay"; | |
181 | }; | |
8034891b TP |
182 | |
183 | /* Front side USB 1 */ | |
467f54b2 GC |
184 | usb@51000 { |
185 | status = "okay"; | |
14bedd4a | 186 | }; |
95999cf0 | 187 | }; |
19b85c08 TP |
188 | }; |
189 | }; |