Commit | Line | Data |
---|---|---|
c351e290 MJ |
1 | /* |
2 | * Copyright (C) 2013 Newflow Ltd - http://www.newflow.co.uk/ | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License version 2 as | |
6 | * published by the Free Software Foundation. | |
7 | */ | |
8 | /dts-v1/; | |
9 | ||
10 | #include "am33xx.dtsi" | |
11 | ||
12 | / { | |
13 | model = "Newflow AM335x NanoBone"; | |
14 | compatible = "ti,am33xx"; | |
15 | ||
16 | cpus { | |
17 | cpu@0 { | |
18 | cpu0-supply = <&dcdc2_reg>; | |
19 | }; | |
20 | }; | |
21 | ||
278cb79c | 22 | memory@80000000 { |
c351e290 MJ |
23 | device_type = "memory"; |
24 | reg = <0x80000000 0x10000000>; /* 256 MB */ | |
25 | }; | |
26 | ||
27 | leds { | |
28 | compatible = "gpio-leds"; | |
29 | ||
c731abd9 | 30 | led0 { |
c351e290 MJ |
31 | label = "nanobone:green:usr1"; |
32 | gpios = <&gpio1 5 0>; | |
33 | default-state = "off"; | |
34 | }; | |
35 | }; | |
36 | }; | |
37 | ||
38 | &am33xx_pinmux { | |
39 | pinctrl-names = "default"; | |
40 | pinctrl-0 = <&misc_pins>; | |
41 | ||
42 | misc_pins: misc_pins { | |
43 | pinctrl-single,pins = < | |
4c12b9e1 | 44 | AM33XX_IOPAD(0x95c, PIN_OUTPUT | MUX_MODE7) /* spi0_cs0.gpio0_5 */ |
c351e290 MJ |
45 | >; |
46 | }; | |
47 | ||
48 | gpmc_pins: gpmc_pins { | |
49 | pinctrl-single,pins = < | |
4c12b9e1 JMC |
50 | AM33XX_IOPAD(0x800, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad0.gpmc_ad0 */ |
51 | AM33XX_IOPAD(0x804, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad1.gpmc_ad1 */ | |
52 | AM33XX_IOPAD(0x808, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad2.gpmc_ad2 */ | |
53 | AM33XX_IOPAD(0x80c, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad3.gpmc_ad3 */ | |
54 | AM33XX_IOPAD(0x810, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad4.gpmc_ad4 */ | |
55 | AM33XX_IOPAD(0x814, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad5.gpmc_ad5 */ | |
56 | AM33XX_IOPAD(0x818, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad6.gpmc_ad6 */ | |
57 | AM33XX_IOPAD(0x81c, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad7.gpmc_ad7 */ | |
58 | AM33XX_IOPAD(0x820, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad8.gpmc_ad8 */ | |
59 | AM33XX_IOPAD(0x824, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad9.gpmc_ad9 */ | |
60 | AM33XX_IOPAD(0x828, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad10.gpmc_ad10 */ | |
61 | AM33XX_IOPAD(0x82c, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad11.gpmc_ad11 */ | |
62 | AM33XX_IOPAD(0x830, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad12.gpmc_ad12 */ | |
63 | AM33XX_IOPAD(0x834, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad13.gpmc_ad13 */ | |
64 | AM33XX_IOPAD(0x838, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad14.gpmc_ad14 */ | |
65 | AM33XX_IOPAD(0x83c, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad15.gpmc_ad15 */ | |
66 | ||
67 | AM33XX_IOPAD(0x870, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_wait0.gpmc_wait0 */ | |
68 | AM33XX_IOPAD(0x87c, PIN_OUTPUT | MUX_MODE0) /* gpmc_csn0.gpmc_csn0 */ | |
69 | AM33XX_IOPAD(0x880, PIN_OUTPUT | MUX_MODE0) /* gpmc_csn1.gpmc_csn1 */ | |
70 | AM33XX_IOPAD(0x884, PIN_OUTPUT | MUX_MODE0) /* gpmc_csn2.gpmc_csn2 */ | |
71 | AM33XX_IOPAD(0x888, PIN_OUTPUT | MUX_MODE0) /* gpmc_csn3.gpmc_csn3 */ | |
72 | ||
73 | AM33XX_IOPAD(0x890, PIN_OUTPUT | MUX_MODE0) /* gpmc_advn_ale.gpmc_advn_ale */ | |
74 | AM33XX_IOPAD(0x894, PIN_OUTPUT | MUX_MODE0) /* gpmc_oen_ren.gpmc_oen_ren */ | |
75 | AM33XX_IOPAD(0x898, PIN_OUTPUT | MUX_MODE0) /* gpmc_wen.gpmc_wen */ | |
76 | AM33XX_IOPAD(0x89c, PIN_OUTPUT | MUX_MODE0) /* gpmc_ben0_cle.gpmc_ben0_cle */ | |
77 | ||
78 | AM33XX_IOPAD(0x8a4, PIN_OUTPUT | MUX_MODE1) /* lcd_data1.gpmc_a1 */ | |
79 | AM33XX_IOPAD(0x8a8, PIN_OUTPUT | MUX_MODE1) /* lcd_data2.gpmc_a2 */ | |
80 | AM33XX_IOPAD(0x8ac, PIN_OUTPUT | MUX_MODE1) /* lcd_data3.gpmc_a3 */ | |
81 | AM33XX_IOPAD(0x8b0, PIN_OUTPUT | MUX_MODE1) /* lcd_data4.gpmc_a4 */ | |
82 | AM33XX_IOPAD(0x8b4, PIN_OUTPUT | MUX_MODE1) /* lcd_data5.gpmc_a5 */ | |
83 | AM33XX_IOPAD(0x8b8, PIN_OUTPUT | MUX_MODE1) /* lcd_data6.gpmc_a6 */ | |
84 | AM33XX_IOPAD(0x8bc, PIN_OUTPUT | MUX_MODE1) /* lcd_data7.gpmc_a7 */ | |
85 | ||
86 | AM33XX_IOPAD(0x8e0, PIN_OUTPUT | MUX_MODE1) /* lcd_vsync.gpmc_a8 */ | |
87 | AM33XX_IOPAD(0x8e4, PIN_OUTPUT | MUX_MODE1) /* lcd_hsync.gpmc_a9 */ | |
88 | AM33XX_IOPAD(0x8e8, PIN_OUTPUT | MUX_MODE1) /* lcd_pclk.gpmc_a10 */ | |
c351e290 MJ |
89 | >; |
90 | }; | |
91 | ||
92 | i2c0_pins: i2c0_pins { | |
93 | pinctrl-single,pins = < | |
4c12b9e1 JMC |
94 | AM33XX_IOPAD(0x988, PIN_INPUT_PULLDOWN | MUX_MODE0) /* i2c0_sda.i2c0_sda */ |
95 | AM33XX_IOPAD(0x98c, PIN_INPUT_PULLDOWN | MUX_MODE0) /* i2c0_scl.i2c0_scl */ | |
c351e290 MJ |
96 | >; |
97 | }; | |
98 | ||
99 | uart0_pins: uart0_pins { | |
100 | pinctrl-single,pins = < | |
4c12b9e1 JMC |
101 | AM33XX_IOPAD(0x970, PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */ |
102 | AM33XX_IOPAD(0x974, PIN_OUTPUT | MUX_MODE0) /* uart0_txd.uart0_txd */ | |
c351e290 MJ |
103 | >; |
104 | }; | |
105 | ||
106 | uart1_pins: uart1_pins { | |
107 | pinctrl-single,pins = < | |
4c12b9e1 JMC |
108 | AM33XX_IOPAD(0x978, PIN_OUTPUT | MUX_MODE7) /* uart1_ctsn.uart1_ctsn */ |
109 | AM33XX_IOPAD(0x97c, PIN_OUTPUT | MUX_MODE7) /* uart1_rtsn.uart1_rtsn */ | |
110 | AM33XX_IOPAD(0x980, PIN_INPUT_PULLUP | MUX_MODE0) /* uart1_rxd.uart1_rxd */ | |
111 | AM33XX_IOPAD(0x984, PIN_OUTPUT | MUX_MODE0) /* uart1_txd.uart1_txd */ | |
c351e290 MJ |
112 | >; |
113 | }; | |
114 | ||
115 | uart2_pins: uart2_pins { | |
116 | pinctrl-single,pins = < | |
4c12b9e1 JMC |
117 | AM33XX_IOPAD(0x8c0, PIN_INPUT_PULLUP | MUX_MODE7) /* lcd_data8.gpio2[14] */ |
118 | AM33XX_IOPAD(0x8c4, PIN_OUTPUT | MUX_MODE7) /* lcd_data9.gpio2[15] */ | |
119 | AM33XX_IOPAD(0x950, PIN_INPUT | MUX_MODE1) /* spi0_sclk.uart2_rxd */ | |
120 | AM33XX_IOPAD(0x954, PIN_OUTPUT | MUX_MODE1) /* spi0_d0.uart2_txd */ | |
c351e290 MJ |
121 | >; |
122 | }; | |
123 | ||
124 | uart3_pins: uart3_pins { | |
125 | pinctrl-single,pins = < | |
4c12b9e1 JMC |
126 | AM33XX_IOPAD(0x8c8, PIN_INPUT_PULLUP | MUX_MODE6) /* lcd_data10.uart3_ctsn */ |
127 | AM33XX_IOPAD(0x8cc, PIN_OUTPUT | MUX_MODE6) /* lcd_data11.uart3_rtsn */ | |
128 | AM33XX_IOPAD(0x960, PIN_INPUT | MUX_MODE1) /* spi0_cs1.uart3_rxd */ | |
129 | AM33XX_IOPAD(0x964, PIN_OUTPUT | MUX_MODE1) /* ecap0_in_pwm0_out.uart3_txd */ | |
c351e290 MJ |
130 | >; |
131 | }; | |
132 | ||
133 | uart4_pins: uart4_pins { | |
134 | pinctrl-single,pins = < | |
4c12b9e1 JMC |
135 | AM33XX_IOPAD(0x8d0, PIN_INPUT_PULLUP | MUX_MODE6) /* lcd_data12.uart4_ctsn */ |
136 | AM33XX_IOPAD(0x8d4, PIN_OUTPUT | MUX_MODE6) /* lcd_data13.uart4_rtsn */ | |
137 | AM33XX_IOPAD(0x968, PIN_INPUT | MUX_MODE1) /* uart0_ctsn.uart4_rxd */ | |
138 | AM33XX_IOPAD(0x96c, PIN_OUTPUT | MUX_MODE1) /* uart0_rtsn.uart4_txd */ | |
c351e290 MJ |
139 | >; |
140 | }; | |
141 | ||
142 | uart5_pins: uart5_pins { | |
143 | pinctrl-single,pins = < | |
4c12b9e1 JMC |
144 | AM33XX_IOPAD(0x8d8, PIN_INPUT | MUX_MODE4) /* lcd_data14.uart5_rxd */ |
145 | AM33XX_IOPAD(0x944, PIN_OUTPUT | MUX_MODE3) /* rmiii1_refclk.uart5_txd */ | |
c351e290 MJ |
146 | >; |
147 | }; | |
148 | ||
149 | mmc1_pins: mmc1_pins { | |
150 | pinctrl-single,pins = < | |
4c12b9e1 JMC |
151 | AM33XX_IOPAD(0x8f0, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc0_dat0.mmc0_dat0 */ |
152 | AM33XX_IOPAD(0x8f4, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc0_dat1.mmc0_dat1 */ | |
153 | AM33XX_IOPAD(0x8f8, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc0_dat2.mmc0_dat2 */ | |
154 | AM33XX_IOPAD(0x8fc, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc0_dat3.mmc0_dat3 */ | |
155 | AM33XX_IOPAD(0x900, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc0_clk.mmc0_clk */ | |
156 | AM33XX_IOPAD(0x904, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc0_cmd.mmc0_cmd */ | |
157 | AM33XX_IOPAD(0x9e8, PIN_INPUT_PULLUP | MUX_MODE7) /* emu1.gpio3[8] */ | |
158 | AM33XX_IOPAD(0x9a0, PIN_INPUT_PULLUP | MUX_MODE7) /* mcasp0_aclkr.gpio3[18] */ | |
c351e290 MJ |
159 | >; |
160 | }; | |
161 | }; | |
162 | ||
163 | &uart0 { | |
164 | pinctrl-names = "default"; | |
165 | pinctrl-0 = <&uart0_pins>; | |
166 | status = "okay"; | |
167 | }; | |
168 | ||
169 | &uart1 { | |
170 | pinctrl-names = "default"; | |
171 | pinctrl-0 = <&uart1_pins>; | |
172 | status = "okay"; | |
173 | rts-gpio = <&gpio0 13 GPIO_ACTIVE_HIGH>; | |
174 | rs485-rts-active-high; | |
175 | rs485-rx-during-tx; | |
176 | rs485-rts-delay = <1 1>; | |
177 | linux,rs485-enabled-at-boot-time; | |
178 | }; | |
179 | ||
180 | &uart2 { | |
181 | pinctrl-names = "default"; | |
182 | pinctrl-0 = <&uart2_pins>; | |
183 | status = "okay"; | |
184 | rts-gpio = <&gpio2 15 GPIO_ACTIVE_HIGH>; | |
185 | rs485-rts-active-high; | |
186 | rs485-rts-delay = <1 1>; | |
187 | linux,rs485-enabled-at-boot-time; | |
188 | }; | |
189 | ||
190 | &uart3 { | |
191 | pinctrl-names = "default"; | |
192 | pinctrl-0 = <&uart3_pins>; | |
193 | status = "okay"; | |
194 | }; | |
195 | ||
196 | &uart4 { | |
197 | pinctrl-names = "default"; | |
198 | pinctrl-0 = <&uart4_pins>; | |
199 | status = "okay"; | |
200 | }; | |
201 | ||
202 | &uart5 { | |
203 | pinctrl-names = "default"; | |
204 | pinctrl-0 = <&uart5_pins>; | |
205 | status = "okay"; | |
206 | }; | |
207 | ||
208 | &i2c0 { | |
209 | status = "okay"; | |
210 | pinctrl-names = "default"; | |
211 | clock-frequency = <400000>; | |
212 | pinctrl-names = "default"; | |
213 | pinctrl-0 = <&i2c0_pins>; | |
214 | ||
215 | gpio@20 { | |
10709c08 MJ |
216 | compatible = "microchip,mcp23017"; |
217 | gpio-controller; | |
218 | #gpio-cells = <2>; | |
c351e290 MJ |
219 | reg = <0x20>; |
220 | }; | |
221 | ||
222 | tps: tps@24 { | |
223 | reg = <0x24>; | |
224 | }; | |
225 | ||
226 | eeprom@53 { | |
05e7d622 | 227 | compatible = "microchip,24c02", "atmel,24c02"; |
c351e290 MJ |
228 | reg = <0x53>; |
229 | pagesize = <8>; | |
230 | }; | |
231 | ||
232 | rtc@68 { | |
233 | compatible = "dallas,ds1307"; | |
234 | reg = <0x68>; | |
235 | }; | |
236 | }; | |
237 | ||
238 | &elm { | |
239 | status = "okay"; | |
240 | }; | |
241 | ||
242 | &gpmc { | |
243 | compatible = "ti,am3352-gpmc"; | |
244 | ti,hwmods = "gpmc"; | |
245 | status = "okay"; | |
246 | gpmc,num-waitpins = <2>; | |
247 | pinctrl-names = "default"; | |
248 | pinctrl-0 = <&gpmc_pins>; | |
249 | ||
250 | #address-cells = <2>; | |
251 | #size-cells = <1>; | |
e2ae7efe MJ |
252 | ranges = <0 0 0x08000000 0x08000000>, /* CS0: NOR 128M */ |
253 | <1 0 0x1c000000 0x01000000>; /* CS1: FRAM 16M */ | |
c351e290 MJ |
254 | |
255 | nor@0,0 { | |
256 | reg = <0 0x00000000 0x08000000>; | |
257 | compatible = "cfi-flash"; | |
258 | linux,mtd-name = "spansion,s29gl010p11t"; | |
259 | bank-width = <2>; | |
260 | ||
261 | gpmc,mux-add-data = <2>; | |
262 | ||
263 | gpmc,sync-clk-ps = <0>; | |
264 | gpmc,cs-on-ns = <0>; | |
265 | gpmc,cs-rd-off-ns = <160>; | |
266 | gpmc,cs-wr-off-ns = <160>; | |
267 | gpmc,adv-on-ns = <10>; | |
268 | gpmc,adv-rd-off-ns = <30>; | |
269 | gpmc,adv-wr-off-ns = <30>; | |
270 | gpmc,oe-on-ns = <40>; | |
271 | gpmc,oe-off-ns = <160>; | |
272 | gpmc,we-on-ns = <40>; | |
273 | gpmc,we-off-ns = <160>; | |
274 | gpmc,rd-cycle-ns = <160>; | |
275 | gpmc,wr-cycle-ns = <160>; | |
276 | gpmc,access-ns = <150>; | |
277 | gpmc,page-burst-access-ns = <10>; | |
278 | gpmc,cycle2cycle-samecsen; | |
279 | gpmc,cycle2cycle-delay-ns = <20>; | |
280 | gpmc,wr-data-mux-bus-ns = <70>; | |
281 | gpmc,wr-access-ns = <80>; | |
282 | ||
283 | #address-cells = <1>; | |
284 | #size-cells = <1>; | |
285 | ||
286 | /* | |
287 | MTD partition table | |
288 | =================== | |
289 | +------------+-->0x00000000-> U-Boot start | |
290 | | | | |
291 | | |-->0x000BFFFF-> U-Boot end | |
292 | | |-->0x000C0000-> ENV1 start | |
293 | | | | |
294 | | |-->0x000DFFFF-> ENV1 end | |
295 | | |-->0x000E0000-> ENV2 start | |
296 | | | | |
297 | | |-->0x000FFFFF-> ENV2 end | |
298 | | |-->0x00100000-> Kernel start | |
299 | | | | |
300 | | |-->0x004FFFFF-> Kernel end | |
301 | | |-->0x00500000-> File system start | |
302 | | | | |
10709c08 MJ |
303 | | |-->0x01FFFFFF-> File system end |
304 | | |-->0x02000000-> User data start | |
c351e290 MJ |
305 | | | |
306 | | |-->0x03FFFFFF-> User data end | |
307 | | |-->0x04000000-> Data storage start | |
308 | | | | |
309 | +------------+-->0x08000000-> NOR end (Free end) | |
310 | */ | |
311 | partition@0 { | |
312 | label = "boot"; | |
313 | reg = <0x00000000 0x000c0000>; /* 768KB */ | |
314 | }; | |
315 | ||
316 | partition@1 { | |
317 | label = "env1"; | |
318 | reg = <0x000c0000 0x00020000>; /* 128KB */ | |
319 | }; | |
320 | ||
321 | partition@2 { | |
322 | label = "env2"; | |
323 | reg = <0x000e0000 0x00020000>; /* 128KB */ | |
324 | }; | |
325 | ||
326 | partition@3 { | |
327 | label = "kernel"; | |
328 | reg = <0x00100000 0x00400000>; /* 4MB */ | |
329 | }; | |
330 | ||
331 | partition@4 { | |
332 | label = "rootfs"; | |
10709c08 | 333 | reg = <0x00500000 0x01b00000>; /* 27MB */ |
c351e290 MJ |
334 | }; |
335 | ||
336 | partition@5 { | |
337 | label = "user"; | |
10709c08 | 338 | reg = <0x02000000 0x02000000>; /* 32MB */ |
c351e290 MJ |
339 | }; |
340 | ||
341 | partition@6 { | |
342 | label = "data"; | |
343 | reg = <0x04000000 0x04000000>; /* 64MB */ | |
344 | }; | |
345 | }; | |
e2ae7efe MJ |
346 | |
347 | fram@1,0 { | |
348 | reg = <1 0x00000000 0x01000000>; | |
349 | bank-width = <2>; | |
350 | ||
351 | gpmc,mux-add-data = <2>; | |
352 | ||
353 | gpmc,sync-clk-ps = <0>; | |
354 | gpmc,cs-on-ns = <0>; | |
355 | gpmc,cs-rd-off-ns = <160>; | |
356 | gpmc,cs-wr-off-ns = <160>; | |
357 | gpmc,adv-on-ns = <10>; | |
358 | gpmc,adv-rd-off-ns = <20>; | |
359 | gpmc,adv-wr-off-ns = <20>; | |
360 | gpmc,oe-on-ns = <30>; | |
361 | gpmc,oe-off-ns = <150>; | |
362 | gpmc,we-on-ns = <30>; | |
363 | gpmc,we-off-ns = <150>; | |
364 | gpmc,rd-cycle-ns = <160>; | |
365 | gpmc,wr-cycle-ns = <160>; | |
366 | gpmc,access-ns = <130>; | |
367 | gpmc,page-burst-access-ns = <10>; | |
368 | gpmc,cycle2cycle-samecsen; | |
369 | gpmc,cycle2cycle-diffcsen; | |
370 | gpmc,cycle2cycle-delay-ns = <10>; | |
371 | gpmc,wr-data-mux-bus-ns = <30>; | |
372 | gpmc,wr-access-ns = <0>; | |
373 | }; | |
c351e290 MJ |
374 | }; |
375 | ||
376 | &mac { | |
10709c08 | 377 | dual_emac; |
16c75a13 JH |
378 | status = "okay"; |
379 | }; | |
380 | ||
381 | &davinci_mdio { | |
382 | status = "okay"; | |
c351e290 MJ |
383 | }; |
384 | ||
385 | &cpsw_emac0 { | |
386 | phy_id = <&davinci_mdio>, <0>; | |
10709c08 | 387 | phy-mode = "mii"; |
c351e290 MJ |
388 | dual_emac_res_vlan = <1>; |
389 | }; | |
390 | ||
391 | &cpsw_emac1 { | |
392 | phy_id = <&davinci_mdio>, <1>; | |
10709c08 | 393 | phy-mode = "mii"; |
c351e290 MJ |
394 | dual_emac_res_vlan = <2>; |
395 | }; | |
396 | ||
397 | &mmc1 { | |
398 | status = "okay"; | |
399 | vmmc-supply = <&ldo4_reg>; | |
400 | pinctrl-names = "default"; | |
401 | pinctrl-0 = <&mmc1_pins>; | |
402 | bus-width = <4>; | |
403 | cd-gpios = <&gpio3 8 0>; | |
404 | wp-gpios = <&gpio3 18 0>; | |
405 | }; | |
406 | ||
e327b3f5 | 407 | #include "tps65217.dtsi" |
8e6ebfaa | 408 | |
e327b3f5 | 409 | &tps { |
c351e290 MJ |
410 | regulators { |
411 | dcdc1_reg: regulator@0 { | |
412 | /* +1.5V voltage with ±4% tolerance */ | |
413 | regulator-min-microvolt = <1450000>; | |
414 | regulator-max-microvolt = <1550000>; | |
415 | regulator-boot-on; | |
416 | regulator-always-on; | |
417 | }; | |
418 | ||
419 | dcdc2_reg: regulator@1 { | |
420 | /* VDD_MPU voltage limits 0.95V - 1.1V with ±4% tolerance */ | |
421 | regulator-name = "vdd_mpu"; | |
422 | regulator-min-microvolt = <915000>; | |
423 | regulator-max-microvolt = <1140000>; | |
424 | regulator-boot-on; | |
425 | regulator-always-on; | |
426 | }; | |
427 | ||
428 | dcdc3_reg: regulator@2 { | |
429 | /* VDD_CORE voltage limits 0.95V - 1.1V with ±4% tolerance */ | |
430 | regulator-name = "vdd_core"; | |
431 | regulator-min-microvolt = <915000>; | |
432 | regulator-max-microvolt = <1140000>; | |
433 | regulator-boot-on; | |
434 | regulator-always-on; | |
435 | }; | |
436 | ||
437 | ldo1_reg: regulator@3 { | |
438 | /* +1.8V voltage with ±4% tolerance */ | |
439 | regulator-min-microvolt = <1750000>; | |
440 | regulator-max-microvolt = <1870000>; | |
441 | regulator-boot-on; | |
442 | regulator-always-on; | |
443 | }; | |
444 | ||
445 | ldo2_reg: regulator@4 { | |
446 | /* +3.3V voltage with ±4% tolerance */ | |
447 | regulator-min-microvolt = <3175000>; | |
448 | regulator-max-microvolt = <3430000>; | |
449 | regulator-boot-on; | |
450 | regulator-always-on; | |
451 | }; | |
452 | ||
453 | ldo3_reg: regulator@5 { | |
454 | /* +1.8V voltage with ±4% tolerance */ | |
455 | regulator-min-microvolt = <1750000>; | |
456 | regulator-max-microvolt = <1870000>; | |
457 | regulator-boot-on; | |
458 | regulator-always-on; | |
459 | }; | |
460 | ||
461 | ldo4_reg: regulator@6 { | |
462 | /* +3.3V voltage with ±4% tolerance */ | |
463 | regulator-min-microvolt = <3175000>; | |
464 | regulator-max-microvolt = <3430000>; | |
465 | regulator-boot-on; | |
466 | regulator-always-on; | |
467 | }; | |
468 | }; | |
469 | }; |