Commit | Line | Data |
---|---|---|
b2441318 | 1 | # SPDX-License-Identifier: GPL-2.0 |
f8c07de6 HC |
2 | # |
3 | # Kconfig for uClinux(non-paged MM) depend configurations | |
4 | # Hyok S. Choi <hyok.choi@samsung.com> | |
5 | # | |
6 | ||
7 | config SET_MEM_PARAM | |
8 | bool "Set flash/sdram size and base addr" | |
9 | help | |
10 | Say Y to manually set the base addresses and sizes. | |
11 | otherwise, the default values are assigned. | |
12 | ||
13 | config DRAM_BASE | |
14 | hex '(S)DRAM Base Address' if SET_MEM_PARAM | |
15 | default 0x00800000 | |
16 | ||
17 | config DRAM_SIZE | |
18 | hex '(S)DRAM SIZE' if SET_MEM_PARAM | |
19 | default 0x00800000 | |
20 | ||
21 | config FLASH_MEM_BASE | |
22 | hex 'FLASH Base Address' if SET_MEM_PARAM | |
23 | default 0x00400000 | |
24 | ||
25 | config FLASH_SIZE | |
26 | hex 'FLASH Size' if SET_MEM_PARAM | |
27 | default 0x00400000 | |
28 | ||
f12d0d7c | 29 | config PROCESSOR_ID |
7a8be08b | 30 | hex 'Hard wire the processor ID' |
f12d0d7c | 31 | default 0x00007700 |
4477ca45 | 32 | depends on !(CPU_CP15 || CPU_V7M) |
f12d0d7c HC |
33 | help |
34 | If processor has no CP15 register, this processor ID is | |
35 | used instead of the auto-probing which utilizes the register. | |
36 | ||
c760fc19 | 37 | config REMAP_VECTORS_TO_RAM |
8a792e9a | 38 | bool 'Install vectors to the beginning of RAM' |
c760fc19 HC |
39 | help |
40 | The kernel needs to change the hardware exception vectors. | |
41 | In nommu mode, the hardware exception vectors are normally | |
42 | placed at address 0x00000000. However, this region may be | |
43 | occupied by read-only memory depending on H/W design. | |
44 | ||
45 | If the region contains read-write memory, say 'n' here. | |
46 | ||
47 | If your CPU provides a remap facility which allows the exception | |
48 | vectors to be mapped to writable memory, say 'n' here. | |
49 | ||
50 | Otherwise, say 'y' here. In this case, the kernel will require | |
51 | external support to redirect the hardware exception vectors to | |
52 | the writable versions located at DRAM_BASE. | |
801bb21c JA |
53 | |
54 | config ARM_MPU | |
55 | bool 'Use the ARM v7 PMSA Compliant MPU' | |
21621830 | 56 | depends on CPU_V7 || CPU_V7M |
9fcb01a9 | 57 | default y if CPU_V7 |
801bb21c JA |
58 | help |
59 | Some ARM systems without an MMU have instead a Memory Protection | |
60 | Unit (MPU) that defines the type and permissions for regions of | |
61 | memory. | |
62 | ||
63 | If your CPU has an MPU then you should choose 'y' here unless you | |
64 | know that you do not want to use the MPU. |