Commit | Line | Data |
---|---|---|
d2912cb1 | 1 | # SPDX-License-Identifier: GPL-2.0-only |
cfdbc2e1 VG |
2 | # |
3 | # Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com) | |
4 | # | |
cfdbc2e1 VG |
5 | |
6 | config ARC | |
7 | def_bool y | |
c4c9a040 | 8 | select ARC_TIMERS |
399145f9 | 9 | select ARCH_HAS_DEBUG_VM_PGTABLE |
f73c9045 | 10 | select ARCH_HAS_DMA_PREP_COHERENT |
c27d0e90 | 11 | select ARCH_HAS_PTE_SPECIAL |
347cb6af | 12 | select ARCH_HAS_SETUP_DMA_OPS |
6c3e71dd CH |
13 | select ARCH_HAS_SYNC_DMA_FOR_CPU |
14 | select ARCH_HAS_SYNC_DMA_FOR_DEVICE | |
2a440168 | 15 | select ARCH_SUPPORTS_ATOMIC_RMW if ARC_HAS_LLSC |
942fa985 | 16 | select ARCH_32BIT_OFF_T |
10916706 | 17 | select BUILDTIME_TABLE_SORT |
4adeefe1 | 18 | select CLONE_BACKWARDS |
69fbd098 | 19 | select COMMON_CLK |
f73c9045 | 20 | select DMA_DIRECT_REMAP |
ce636527 | 21 | select GENERIC_ATOMIC64 if !ISA_ARCV2 || !(ARC_HAS_LL64 && ARC_HAS_LLSC) |
cfdbc2e1 VG |
22 | select GENERIC_CLOCKEVENTS |
23 | select GENERIC_FIND_FIRST_BIT | |
24 | # for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP | |
25 | select GENERIC_IRQ_SHOW | |
c1678ffc | 26 | select GENERIC_PCI_IOMAP |
cfdbc2e1 | 27 | select GENERIC_PENDING_IRQ if SMP |
bf287607 | 28 | select GENERIC_SCHED_CLOCK |
cfdbc2e1 | 29 | select GENERIC_SMP_IDLE_THREAD |
f46121bd | 30 | select HAVE_ARCH_KGDB |
547f1125 | 31 | select HAVE_ARCH_TRACEHOOK |
bd71c453 | 32 | select HAVE_COPY_THREAD_TLS |
c27d0e90 | 33 | select HAVE_DEBUG_STACKOVERFLOW |
9fbea0b7 | 34 | select HAVE_DEBUG_KMEMLEAK |
5464d03d | 35 | select HAVE_FUTEX_CMPXCHG if FUTEX |
4368902b | 36 | select HAVE_IOREMAP_PROT |
c27d0e90 VG |
37 | select HAVE_KERNEL_GZIP |
38 | select HAVE_KERNEL_LZMA | |
4d86dfbb VG |
39 | select HAVE_KPROBES |
40 | select HAVE_KRETPROBES | |
eb1357d9 | 41 | select HAVE_MOD_ARCH_SPECIFIC |
769bc1fd | 42 | select HAVE_OPROFILE |
9c57564e | 43 | select HAVE_PERF_EVENTS |
1b0ccb8a | 44 | select HANDLE_DOMAIN_IRQ |
999159a5 | 45 | select IRQ_DOMAIN |
cfdbc2e1 | 46 | select MODULES_USE_ELF_RELA |
999159a5 VG |
47 | select OF |
48 | select OF_EARLY_FLATTREE | |
20f1b79d | 49 | select PCI_SYSCALL if PCI |
82385732 | 50 | select PERF_USE_VMALLOC if ARC_CACHE_VIPT_ALIASING |
f091d5a4 | 51 | select HAVE_ARCH_JUMP_LABEL if ISA_ARCV2 && !CPU_ENDIAN_BE32 |
cfdbc2e1 | 52 | |
eb277739 EP |
53 | config ARCH_HAS_CACHE_LINE_SIZE |
54 | def_bool y | |
55 | ||
0dafafc3 VG |
56 | config TRACE_IRQFLAGS_SUPPORT |
57 | def_bool y | |
58 | ||
59 | config LOCKDEP_SUPPORT | |
60 | def_bool y | |
61 | ||
cfdbc2e1 VG |
62 | config SCHED_OMIT_FRAME_POINTER |
63 | def_bool y | |
64 | ||
65 | config GENERIC_CSUM | |
66 | def_bool y | |
67 | ||
26f9d5fd | 68 | config ARCH_DISCONTIGMEM_ENABLE |
d140b9bf | 69 | def_bool n |
26f9d5fd | 70 | |
cfdbc2e1 VG |
71 | config ARCH_FLATMEM_ENABLE |
72 | def_bool y | |
73 | ||
74 | config MMU | |
75 | def_bool y | |
76 | ||
ce816fa8 | 77 | config NO_IOPORT_MAP |
cfdbc2e1 VG |
78 | def_bool y |
79 | ||
80 | config GENERIC_CALIBRATE_DELAY | |
81 | def_bool y | |
82 | ||
83 | config GENERIC_HWEIGHT | |
84 | def_bool y | |
85 | ||
44c8bb91 VG |
86 | config STACKTRACE_SUPPORT |
87 | def_bool y | |
88 | select STACKTRACE | |
89 | ||
fe6c1b86 VG |
90 | config HAVE_ARCH_TRANSPARENT_HUGEPAGE |
91 | def_bool y | |
92 | depends on ARC_MMU_V4 | |
93 | ||
cfdbc2e1 VG |
94 | menu "ARC Architecture Configuration" |
95 | ||
93ad700d | 96 | menu "ARC Platform/SoC/Board" |
cfdbc2e1 | 97 | |
072eb693 | 98 | source "arch/arc/plat-tb10x/Kconfig" |
556cc1c5 | 99 | source "arch/arc/plat-axs10x/Kconfig" |
cfdbc2e1 | 100 | #New platform adds here |
96665789 | 101 | source "arch/arc/plat-eznps/Kconfig" |
a518d637 | 102 | source "arch/arc/plat-hsdk/Kconfig" |
93ad700d | 103 | |
53d98958 | 104 | endmenu |
cfdbc2e1 | 105 | |
1f6ccfff VG |
106 | choice |
107 | prompt "ARC Instruction Set" | |
b7cc40c3 | 108 | default ISA_ARCV2 |
1f6ccfff VG |
109 | |
110 | config ISA_ARCOMPACT | |
111 | bool "ARCompact ISA" | |
fff7fb0b | 112 | select CPU_NO_EFFICIENT_FFS |
1f6ccfff VG |
113 | help |
114 | The original ARC ISA of ARC600/700 cores | |
115 | ||
65bfbcdf VG |
116 | config ISA_ARCV2 |
117 | bool "ARC ISA v2" | |
c4c9a040 | 118 | select ARC_TIMERS_64BIT |
65bfbcdf VG |
119 | help |
120 | ISA for the Next Generation ARC-HS cores | |
1f6ccfff VG |
121 | |
122 | endchoice | |
123 | ||
cfdbc2e1 VG |
124 | menu "ARC CPU Configuration" |
125 | ||
126 | choice | |
127 | prompt "ARC Core" | |
1f6ccfff VG |
128 | default ARC_CPU_770 if ISA_ARCOMPACT |
129 | default ARC_CPU_HS if ISA_ARCV2 | |
130 | ||
131 | if ISA_ARCOMPACT | |
cfdbc2e1 VG |
132 | |
133 | config ARC_CPU_750D | |
134 | bool "ARC750D" | |
14a0abfc | 135 | select ARC_CANT_LLSC |
cfdbc2e1 VG |
136 | help |
137 | Support for ARC750 core | |
138 | ||
139 | config ARC_CPU_770 | |
140 | bool "ARC770" | |
742f8af6 | 141 | select ARC_HAS_SWAPE |
cfdbc2e1 VG |
142 | help |
143 | Support for ARC770 core introduced with Rel 4.10 (Summer 2011) | |
144 | This core has a bunch of cool new features: | |
145 | -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4) | |
9a18b5a4 | 146 | Shared Address Spaces (for sharing TLB entries in MMU) |
cfdbc2e1 VG |
147 | -Caches: New Prog Model, Region Flush |
148 | -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr | |
149 | ||
9a18b5a4 | 150 | endif #ISA_ARCOMPACT |
1f6ccfff VG |
151 | |
152 | config ARC_CPU_HS | |
153 | bool "ARC-HS" | |
154 | depends on ISA_ARCV2 | |
155 | help | |
156 | Support for ARC HS38x Cores based on ARCv2 ISA | |
157 | The notable features are: | |
a5760db2 | 158 | - SMP configurations of up to 4 cores with coherency |
1f6ccfff VG |
159 | - Optional L2 Cache and IO-Coherency |
160 | - Revised Interrupt Architecture (multiple priorites, reg banks, | |
161 | auto stack switch, auto regfile save/restore) | |
162 | - MMUv4 (PIPT dcache, Huge Pages) | |
163 | - Instructions for | |
164 | * 64bit load/store: LDD, STD | |
165 | * Hardware assisted divide/remainder: DIV, REM | |
166 | * Function prologue/epilogue: ENTER_S, LEAVE_S | |
167 | * IRQ enable/disable: CLRI, SETI | |
168 | * pop count: FFS, FLS | |
169 | * SETcc, BMSKN, XBFU... | |
170 | ||
cfdbc2e1 VG |
171 | endchoice |
172 | ||
173 | config CPU_BIG_ENDIAN | |
174 | bool "Enable Big Endian Mode" | |
cfdbc2e1 VG |
175 | help |
176 | Build kernel for Big Endian Mode of ARC CPU | |
177 | ||
41195d23 | 178 | config SMP |
82fea5a1 | 179 | bool "Symmetric Multi-Processing" |
82fea5a1 | 180 | select ARC_MCIP if ISA_ARCV2 |
41195d23 | 181 | help |
82fea5a1 | 182 | This enables support for systems with more than one CPU. |
41195d23 VG |
183 | |
184 | if SMP | |
185 | ||
41195d23 | 186 | config NR_CPUS |
3aa4f80e NC |
187 | int "Maximum number of CPUs (2-4096)" |
188 | range 2 4096 | |
82fea5a1 VG |
189 | default "4" |
190 | ||
3971cdc2 VG |
191 | config ARC_SMP_HALT_ON_RESET |
192 | bool "Enable Halt-on-reset boot mode" | |
3971cdc2 VG |
193 | help |
194 | In SMP configuration cores can be configured as Halt-on-reset | |
195 | or they could all start at same time. For Halt-on-reset, non | |
a5760db2 | 196 | masters are parked until Master kicks them so they can start off |
3971cdc2 VG |
197 | at designated entry point. For other case, all jump to common |
198 | entry point and spin wait for Master's signal. | |
199 | ||
9a18b5a4 | 200 | endif #SMP |
41195d23 | 201 | |
3ce0fefc VG |
202 | config ARC_MCIP |
203 | bool "ARConnect Multicore IP (MCIP) Support " | |
204 | depends on ISA_ARCV2 | |
205 | default y if SMP | |
206 | help | |
207 | This IP block enables SMP in ARC-HS38 cores. | |
208 | It provides for cross-core interrupts, multi-core debug | |
209 | hardware semaphores, shared memory,.... | |
210 | ||
cfdbc2e1 VG |
211 | menuconfig ARC_CACHE |
212 | bool "Enable Cache Support" | |
213 | default y | |
214 | ||
215 | if ARC_CACHE | |
216 | ||
217 | config ARC_CACHE_LINE_SHIFT | |
218 | int "Cache Line Length (as power of 2)" | |
219 | range 5 7 | |
220 | default "6" | |
221 | help | |
222 | Starting with ARC700 4.9, Cache line length is configurable, | |
223 | This option specifies "N", with Line-len = 2 power N | |
224 | So line lengths of 32, 64, 128 are specified by 5,6,7, respectively | |
225 | Linux only supports same line lengths for I and D caches. | |
226 | ||
227 | config ARC_HAS_ICACHE | |
228 | bool "Use Instruction Cache" | |
229 | default y | |
230 | ||
231 | config ARC_HAS_DCACHE | |
232 | bool "Use Data Cache" | |
233 | default y | |
234 | ||
235 | config ARC_CACHE_PAGES | |
236 | bool "Per Page Cache Control" | |
237 | default y | |
238 | depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE | |
239 | help | |
240 | This can be used to over-ride the global I/D Cache Enable on a | |
241 | per-page basis (but only for pages accessed via MMU such as | |
242 | Kernel Virtual address or User Virtual Address) | |
243 | TLB entries have a per-page Cache Enable Bit. | |
244 | Note that Global I/D ENABLE + Per Page DISABLE works but corollary | |
245 | Global DISABLE + Per Page ENABLE won't work | |
246 | ||
4102b533 VG |
247 | config ARC_CACHE_VIPT_ALIASING |
248 | bool "Support VIPT Aliasing D$" | |
d1f317d8 | 249 | depends on ARC_HAS_DCACHE && ISA_ARCOMPACT |
4102b533 | 250 | |
9a18b5a4 | 251 | endif #ARC_CACHE |
cfdbc2e1 | 252 | |
8b5850f8 VG |
253 | config ARC_HAS_ICCM |
254 | bool "Use ICCM" | |
255 | help | |
256 | Single Cycle RAMS to store Fast Path Code | |
8b5850f8 VG |
257 | |
258 | config ARC_ICCM_SZ | |
259 | int "ICCM Size in KB" | |
260 | default "64" | |
261 | depends on ARC_HAS_ICCM | |
262 | ||
263 | config ARC_HAS_DCCM | |
264 | bool "Use DCCM" | |
265 | help | |
266 | Single Cycle RAMS to store Fast Path Data | |
8b5850f8 VG |
267 | |
268 | config ARC_DCCM_SZ | |
269 | int "DCCM Size in KB" | |
270 | default "64" | |
271 | depends on ARC_HAS_DCCM | |
272 | ||
273 | config ARC_DCCM_BASE | |
274 | hex "DCCM map address" | |
275 | default "0xA0000000" | |
276 | depends on ARC_HAS_DCCM | |
277 | ||
cfdbc2e1 | 278 | choice |
1f6ccfff | 279 | prompt "MMU Version" |
cfdbc2e1 VG |
280 | default ARC_MMU_V3 if ARC_CPU_770 |
281 | default ARC_MMU_V2 if ARC_CPU_750D | |
d7a512bf | 282 | default ARC_MMU_V4 if ARC_CPU_HS |
cfdbc2e1 | 283 | |
c583ee4f VG |
284 | if ISA_ARCOMPACT |
285 | ||
cfdbc2e1 VG |
286 | config ARC_MMU_V1 |
287 | bool "MMU v1" | |
288 | help | |
289 | Orig ARC700 MMU | |
290 | ||
291 | config ARC_MMU_V2 | |
292 | bool "MMU v2" | |
293 | help | |
83fc61a5 | 294 | Fixed the deficiency of v1 - possible thrashing in memcpy scenario |
cfdbc2e1 VG |
295 | when 2 D-TLB and 1 I-TLB entries index into same 2way set. |
296 | ||
297 | config ARC_MMU_V3 | |
298 | bool "MMU v3" | |
299 | depends on ARC_CPU_770 | |
300 | help | |
301 | Introduced with ARC700 4.10: New Features | |
302 | Variable Page size (1k-16k), var JTLB size 128 x (2 or 4) | |
303 | Shared Address Spaces (SASID) | |
304 | ||
c583ee4f VG |
305 | endif |
306 | ||
d7a512bf VG |
307 | config ARC_MMU_V4 |
308 | bool "MMU v4" | |
309 | depends on ISA_ARCV2 | |
310 | ||
cfdbc2e1 VG |
311 | endchoice |
312 | ||
313 | ||
314 | choice | |
315 | prompt "MMU Page Size" | |
316 | default ARC_PAGE_SIZE_8K | |
317 | ||
318 | config ARC_PAGE_SIZE_8K | |
319 | bool "8KB" | |
320 | help | |
321 | Choose between 8k vs 16k | |
322 | ||
323 | config ARC_PAGE_SIZE_16K | |
324 | bool "16KB" | |
450ed0db | 325 | depends on ARC_MMU_V3 || ARC_MMU_V4 |
cfdbc2e1 VG |
326 | |
327 | config ARC_PAGE_SIZE_4K | |
328 | bool "4KB" | |
450ed0db | 329 | depends on ARC_MMU_V3 || ARC_MMU_V4 |
cfdbc2e1 VG |
330 | |
331 | endchoice | |
332 | ||
37eda9df VG |
333 | choice |
334 | prompt "MMU Super Page Size" | |
335 | depends on ISA_ARCV2 && TRANSPARENT_HUGEPAGE | |
336 | default ARC_HUGEPAGE_2M | |
337 | ||
338 | config ARC_HUGEPAGE_2M | |
339 | bool "2MB" | |
340 | ||
341 | config ARC_HUGEPAGE_16M | |
342 | bool "16MB" | |
343 | ||
344 | endchoice | |
345 | ||
26f9d5fd VG |
346 | config NODES_SHIFT |
347 | int "Maximum NUMA Nodes (as a power of 2)" | |
3528f84f NC |
348 | default "0" if !DISCONTIGMEM |
349 | default "1" if DISCONTIGMEM | |
26f9d5fd | 350 | depends on NEED_MULTIPLE_NODES |
a7f7f624 | 351 | help |
26f9d5fd VG |
352 | Accessing memory beyond 1GB (with or w/o PAE) requires 2 memory |
353 | zones. | |
354 | ||
4788a594 | 355 | config ARC_COMPACT_IRQ_LEVELS |
f45ba2bd | 356 | depends on ISA_ARCOMPACT |
60f2b4b8 | 357 | bool "Setup Timer IRQ as high Priority" |
41195d23 | 358 | # if SMP, LV2 enabled ONLY if ARC implementation has LV2 re-entrancy |
60f2b4b8 | 359 | depends on !SMP |
4788a594 | 360 | |
cfdbc2e1 VG |
361 | config ARC_FPU_SAVE_RESTORE |
362 | bool "Enable FPU state persistence across context switch" | |
cfdbc2e1 | 363 | help |
f45ba2bd VG |
364 | ARCompact FPU has internal registers to assist with Double precision |
365 | Floating Point operations. There are control and stauts registers | |
366 | for floating point exceptions and rounding modes. These are | |
367 | preserved across task context switch when enabled. | |
1f6ccfff | 368 | |
fbf8e13d VG |
369 | config ARC_CANT_LLSC |
370 | def_bool n | |
371 | ||
cfdbc2e1 VG |
372 | config ARC_HAS_LLSC |
373 | bool "Insn: LLOCK/SCOND (efficient atomic ops)" | |
374 | default y | |
14a0abfc | 375 | depends on !ARC_CANT_LLSC |
cfdbc2e1 VG |
376 | |
377 | config ARC_HAS_SWAPE | |
378 | bool "Insn: SWAPE (endian-swap)" | |
379 | default y | |
cfdbc2e1 | 380 | |
1f6ccfff VG |
381 | if ISA_ARCV2 |
382 | ||
76551468 EP |
383 | config ARC_USE_UNALIGNED_MEM_ACCESS |
384 | bool "Enable unaligned access in HW" | |
385 | default y | |
386 | select HAVE_EFFICIENT_UNALIGNED_ACCESS | |
387 | help | |
388 | The ARC HS architecture supports unaligned memory access | |
389 | which is disabled by default. Enable unaligned access in | |
390 | hardware and use software to use it | |
391 | ||
1f6ccfff VG |
392 | config ARC_HAS_LL64 |
393 | bool "Insn: 64bit LDD/STD" | |
394 | help | |
395 | Enable gcc to generate 64-bit load/store instructions | |
396 | ISA mandates even/odd registers to allow encoding of two | |
397 | dest operands with 2 possible source operands. | |
398 | default y | |
399 | ||
d05a76ab AB |
400 | config ARC_HAS_DIV_REM |
401 | bool "Insn: div, divu, rem, remu" | |
402 | default y | |
403 | ||
3d5e8012 | 404 | config ARC_HAS_ACCL_REGS |
4827d0cf | 405 | bool "Reg Pair ACCL:ACCH (FPU and/or MPY > 6 and/or DSP)" |
af1fc5ba | 406 | default y |
3d5e8012 VG |
407 | help |
408 | Depending on the configuration, CPU can contain accumulator reg-pair | |
409 | (also referred to as r58:r59). These can also be used by gcc as GPR so | |
410 | kernel needs to save/restore per process | |
411 | ||
4827d0cf EP |
412 | config ARC_DSP_HANDLED |
413 | def_bool n | |
414 | ||
7321e2ea EP |
415 | config ARC_DSP_SAVE_RESTORE_REGS |
416 | def_bool n | |
417 | ||
4827d0cf EP |
418 | choice |
419 | prompt "DSP support" | |
420 | default ARC_DSP_NONE | |
421 | help | |
422 | Depending on the configuration, CPU can contain DSP registers | |
423 | (ACC0_GLO, ACC0_GHI, DSP_BFLY0, DSP_CTRL, DSP_FFT_CTRL). | |
424 | Bellow is options describing how to handle these registers in | |
425 | interrupt entry / exit and in context switch. | |
426 | ||
427 | config ARC_DSP_NONE | |
428 | bool "No DSP extension presence in HW" | |
429 | help | |
430 | No DSP extension presence in HW | |
431 | ||
432 | config ARC_DSP_KERNEL | |
433 | bool "DSP extension in HW, no support for userspace" | |
434 | select ARC_HAS_ACCL_REGS | |
435 | select ARC_DSP_HANDLED | |
436 | help | |
437 | DSP extension presence in HW, no support for DSP-enabled userspace | |
438 | applications. We don't save / restore DSP registers and only do | |
439 | some minimal preparations so userspace won't be able to break kernel | |
7321e2ea EP |
440 | |
441 | config ARC_DSP_USERSPACE | |
442 | bool "Support DSP for userspace apps" | |
443 | select ARC_HAS_ACCL_REGS | |
444 | select ARC_DSP_HANDLED | |
445 | select ARC_DSP_SAVE_RESTORE_REGS | |
446 | help | |
447 | DSP extension presence in HW, support save / restore DSP registers to | |
448 | run DSP-enabled userspace applications | |
f09d3174 EP |
449 | |
450 | config ARC_DSP_AGU_USERSPACE | |
451 | bool "Support DSP with AGU for userspace apps" | |
452 | select ARC_HAS_ACCL_REGS | |
453 | select ARC_DSP_HANDLED | |
454 | select ARC_DSP_SAVE_RESTORE_REGS | |
455 | help | |
456 | DSP and AGU extensions presence in HW, support save / restore DSP | |
457 | and AGU registers to run DSP-enabled userspace applications | |
4827d0cf EP |
458 | endchoice |
459 | ||
e494239a VG |
460 | config ARC_IRQ_NO_AUTOSAVE |
461 | bool "Disable hardware autosave regfile on interrupts" | |
462 | default n | |
463 | help | |
464 | On HS cores, taken interrupt auto saves the regfile on stack. | |
465 | This is programmable and can be optionally disabled in which case | |
466 | software INTERRUPT_PROLOGUE/EPILGUE do the needed work | |
467 | ||
9a18b5a4 | 468 | endif # ISA_ARCV2 |
1f6ccfff | 469 | |
cfdbc2e1 VG |
470 | endmenu # "ARC CPU Configuration" |
471 | ||
cfdbc2e1 | 472 | config LINUX_LINK_BASE |
9ed68785 | 473 | hex "Kernel link address" |
cfdbc2e1 VG |
474 | default "0x80000000" |
475 | help | |
476 | ARC700 divides the 32 bit phy address space into two equal halves | |
477 | -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU | |
478 | -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel | |
479 | Typically Linux kernel is linked at the start of untransalted addr, | |
480 | hence the default value of 0x8zs. | |
481 | However some customers have peripherals mapped at this addr, so | |
482 | Linux needs to be scooted a bit. | |
483 | If you don't know what the above means, leave this setting alone. | |
ff1c0b6a | 484 | This needs to match memory start address specified in Device Tree |
cfdbc2e1 | 485 | |
9ed68785 EP |
486 | config LINUX_RAM_BASE |
487 | hex "RAM base address" | |
488 | default LINUX_LINK_BASE | |
489 | help | |
490 | By default Linux is linked at base of RAM. However in some special | |
491 | cases (such as HSDK), Linux can't be linked at start of DDR, hence | |
492 | this option. | |
493 | ||
45890f6d VG |
494 | config HIGHMEM |
495 | bool "High Memory Support" | |
d140b9bf | 496 | select ARCH_DISCONTIGMEM_ENABLE |
45890f6d VG |
497 | help |
498 | With ARC 2G:2G address split, only upper 2G is directly addressable by | |
499 | kernel. Enable this to potentially allow access to rest of 2G and PAE | |
500 | in future | |
501 | ||
5a364c2a VG |
502 | config ARC_HAS_PAE40 |
503 | bool "Support for the 40-bit Physical Address Extension" | |
5a364c2a | 504 | depends on ISA_ARCV2 |
cf4100d1 | 505 | select HIGHMEM |
d4a451d5 | 506 | select PHYS_ADDR_T_64BIT |
5a364c2a VG |
507 | help |
508 | Enable access to physical memory beyond 4G, only supported on | |
509 | ARC cores with 40 bit Physical Addressing support | |
510 | ||
15ca68a9 | 511 | config ARC_KVADDR_SIZE |
83fc61a5 | 512 | int "Kernel Virtual Address Space size (MB)" |
15ca68a9 NC |
513 | range 0 512 |
514 | default "256" | |
515 | help | |
516 | The kernel address space is carved out of 256MB of translated address | |
517 | space for catering to vmalloc, modules, pkmap, fixmap. This however may | |
518 | not suffice vmalloc requirements of a 4K CPU EZChip system. So allow | |
519 | this to be stretched to 512 MB (by extending into the reserved | |
520 | kernel-user gutter) | |
521 | ||
080c3747 VG |
522 | config ARC_CURR_IN_REG |
523 | bool "Dedicate Register r25 for current_task pointer" | |
524 | default y | |
525 | help | |
526 | This reserved Register R25 to point to Current Task in | |
527 | kernel mode. This saves memory access for each such access | |
528 | ||
2e651ea1 | 529 | |
1736a56f | 530 | config ARC_EMUL_UNALIGNED |
2e651ea1 | 531 | bool "Emulate unaligned memory access (userspace only)" |
2e651ea1 VG |
532 | select SYSCTL_ARCH_UNALIGN_NO_WARN |
533 | select SYSCTL_ARCH_UNALIGN_ALLOW | |
1f6ccfff | 534 | depends on ISA_ARCOMPACT |
2e651ea1 VG |
535 | help |
536 | This enables misaligned 16 & 32 bit memory access from user space. | |
537 | Use ONLY-IF-ABS-NECESSARY as it will be very slow and also can hide | |
538 | potential bugs in code | |
539 | ||
cfdbc2e1 VG |
540 | config HZ |
541 | int "Timer Frequency" | |
542 | default 100 | |
543 | ||
cbe056f7 VG |
544 | config ARC_METAWARE_HLINK |
545 | bool "Support for Metaware debugger assisted Host access" | |
cbe056f7 VG |
546 | help |
547 | This options allows a Linux userland apps to directly access | |
548 | host file system (open/creat/read/write etc) with help from | |
549 | Metaware Debugger. This can come in handy for Linux-host communication | |
550 | when there is no real usable peripheral such as EMAC. | |
551 | ||
cfdbc2e1 VG |
552 | menuconfig ARC_DBG |
553 | bool "ARC debugging" | |
554 | default y | |
555 | ||
aa6083ed VG |
556 | if ARC_DBG |
557 | ||
854a0d95 VG |
558 | config ARC_DW2_UNWIND |
559 | bool "Enable DWARF specific kernel stack unwind" | |
854a0d95 VG |
560 | default y |
561 | select KALLSYMS | |
562 | help | |
563 | Compiles the kernel with DWARF unwind information and can be used | |
564 | to get stack backtraces. | |
565 | ||
566 | If you say Y here the resulting kernel image will be slightly larger | |
567 | but not slower, and it will give very useful debugging information. | |
568 | If you don't debug the kernel, you can say N, but we may not be able | |
569 | to solve problems without frame unwind information | |
570 | ||
cfdbc2e1 VG |
571 | config ARC_DBG_TLB_PARANOIA |
572 | bool "Paranoia Checks in Low Level TLB Handlers" | |
cfdbc2e1 | 573 | |
f091d5a4 EP |
574 | config ARC_DBG_JUMP_LABEL |
575 | bool "Paranoid checks in Static Keys (jump labels) code" | |
576 | depends on JUMP_LABEL | |
577 | default y if STATIC_KEYS_SELFTEST | |
578 | help | |
579 | Enable paranoid checks and self-test of both ARC-specific and generic | |
580 | part of static keys (jump labels) related code. | |
aa6083ed VG |
581 | endif |
582 | ||
999159a5 VG |
583 | config ARC_BUILTIN_DTB_NAME |
584 | string "Built in DTB" | |
585 | help | |
586 | Set the name of the DTB to embed in the vmlinux binary | |
587 | Leaving it blank selects the minimal "skeleton" dtb | |
588 | ||
cfdbc2e1 VG |
589 | endmenu # "ARC Architecture Configuration" |
590 | ||
37eda9df VG |
591 | config FORCE_MAX_ZONEORDER |
592 | int "Maximum zone order" | |
593 | default "12" if ARC_HUGEPAGE_16M | |
594 | default "11" | |
595 | ||
996bad6c | 596 | source "kernel/power/Kconfig" |