Commit | Line | Data |
---|---|---|
cfdbc2e1 VG |
1 | # |
2 | # Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com) | |
3 | # | |
4 | # This program is free software; you can redistribute it and/or modify | |
5 | # it under the terms of the GNU General Public License version 2 as | |
6 | # published by the Free Software Foundation. | |
7 | # | |
8 | ||
9 | config ARC | |
10 | def_bool y | |
c4c9a040 | 11 | select ARC_TIMERS |
58b04406 | 12 | select ARCH_HAS_DMA_COHERENT_TO_PFN |
c27d0e90 | 13 | select ARCH_HAS_PTE_SPECIAL |
6c3e71dd CH |
14 | select ARCH_HAS_SYNC_DMA_FOR_CPU |
15 | select ARCH_HAS_SYNC_DMA_FOR_DEVICE | |
983eeba7 | 16 | select ARCH_HAS_SG_CHAIN |
2a440168 | 17 | select ARCH_SUPPORTS_ATOMIC_RMW if ARC_HAS_LLSC |
f06d19e4 | 18 | select BUILDTIME_EXTABLE_SORT |
4adeefe1 | 19 | select CLONE_BACKWARDS |
69fbd098 | 20 | select COMMON_CLK |
bc3ec75d | 21 | select DMA_DIRECT_OPS |
ce636527 | 22 | select GENERIC_ATOMIC64 if !ISA_ARCV2 || !(ARC_HAS_LL64 && ARC_HAS_LLSC) |
cfdbc2e1 VG |
23 | select GENERIC_CLOCKEVENTS |
24 | select GENERIC_FIND_FIRST_BIT | |
25 | # for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP | |
26 | select GENERIC_IRQ_SHOW | |
c1678ffc | 27 | select GENERIC_PCI_IOMAP |
cfdbc2e1 VG |
28 | select GENERIC_PENDING_IRQ if SMP |
29 | select GENERIC_SMP_IDLE_THREAD | |
f46121bd | 30 | select HAVE_ARCH_KGDB |
547f1125 | 31 | select HAVE_ARCH_TRACEHOOK |
c27d0e90 | 32 | select HAVE_DEBUG_STACKOVERFLOW |
5464d03d | 33 | select HAVE_FUTEX_CMPXCHG if FUTEX |
c27d0e90 | 34 | select HAVE_GENERIC_DMA_COHERENT |
4368902b | 35 | select HAVE_IOREMAP_PROT |
c27d0e90 VG |
36 | select HAVE_KERNEL_GZIP |
37 | select HAVE_KERNEL_LZMA | |
4d86dfbb VG |
38 | select HAVE_KPROBES |
39 | select HAVE_KRETPROBES | |
eb1357d9 | 40 | select HAVE_MOD_ARCH_SPECIFIC |
769bc1fd | 41 | select HAVE_OPROFILE |
9c57564e | 42 | select HAVE_PERF_EVENTS |
1b0ccb8a | 43 | select HANDLE_DOMAIN_IRQ |
999159a5 | 44 | select IRQ_DOMAIN |
cfdbc2e1 | 45 | select MODULES_USE_ELF_RELA |
999159a5 VG |
46 | select OF |
47 | select OF_EARLY_FLATTREE | |
1b10cb21 | 48 | select OF_RESERVED_MEM |
82385732 | 49 | select PERF_USE_VMALLOC if ARC_CACHE_VIPT_ALIASING |
cfdbc2e1 | 50 | |
eb277739 EP |
51 | config ARCH_HAS_CACHE_LINE_SIZE |
52 | def_bool y | |
53 | ||
c1678ffc JP |
54 | config MIGHT_HAVE_PCI |
55 | bool | |
56 | ||
0dafafc3 VG |
57 | config TRACE_IRQFLAGS_SUPPORT |
58 | def_bool y | |
59 | ||
60 | config LOCKDEP_SUPPORT | |
61 | def_bool y | |
62 | ||
cfdbc2e1 VG |
63 | config SCHED_OMIT_FRAME_POINTER |
64 | def_bool y | |
65 | ||
66 | config GENERIC_CSUM | |
67 | def_bool y | |
68 | ||
69 | config RWSEM_GENERIC_SPINLOCK | |
70 | def_bool y | |
71 | ||
26f9d5fd | 72 | config ARCH_DISCONTIGMEM_ENABLE |
d140b9bf | 73 | def_bool n |
26f9d5fd | 74 | |
cfdbc2e1 VG |
75 | config ARCH_FLATMEM_ENABLE |
76 | def_bool y | |
77 | ||
78 | config MMU | |
79 | def_bool y | |
80 | ||
ce816fa8 | 81 | config NO_IOPORT_MAP |
cfdbc2e1 VG |
82 | def_bool y |
83 | ||
84 | config GENERIC_CALIBRATE_DELAY | |
85 | def_bool y | |
86 | ||
87 | config GENERIC_HWEIGHT | |
88 | def_bool y | |
89 | ||
44c8bb91 VG |
90 | config STACKTRACE_SUPPORT |
91 | def_bool y | |
92 | select STACKTRACE | |
93 | ||
fe6c1b86 VG |
94 | config HAVE_ARCH_TRANSPARENT_HUGEPAGE |
95 | def_bool y | |
96 | depends on ARC_MMU_V4 | |
97 | ||
cfdbc2e1 VG |
98 | menu "ARC Architecture Configuration" |
99 | ||
93ad700d | 100 | menu "ARC Platform/SoC/Board" |
cfdbc2e1 | 101 | |
072eb693 | 102 | source "arch/arc/plat-tb10x/Kconfig" |
556cc1c5 | 103 | source "arch/arc/plat-axs10x/Kconfig" |
cfdbc2e1 | 104 | #New platform adds here |
96665789 | 105 | source "arch/arc/plat-eznps/Kconfig" |
a518d637 | 106 | source "arch/arc/plat-hsdk/Kconfig" |
93ad700d | 107 | |
53d98958 | 108 | endmenu |
cfdbc2e1 | 109 | |
1f6ccfff VG |
110 | choice |
111 | prompt "ARC Instruction Set" | |
112 | default ISA_ARCOMPACT | |
113 | ||
114 | config ISA_ARCOMPACT | |
115 | bool "ARCompact ISA" | |
fff7fb0b | 116 | select CPU_NO_EFFICIENT_FFS |
1f6ccfff VG |
117 | help |
118 | The original ARC ISA of ARC600/700 cores | |
119 | ||
65bfbcdf VG |
120 | config ISA_ARCV2 |
121 | bool "ARC ISA v2" | |
c4c9a040 | 122 | select ARC_TIMERS_64BIT |
65bfbcdf VG |
123 | help |
124 | ISA for the Next Generation ARC-HS cores | |
1f6ccfff VG |
125 | |
126 | endchoice | |
127 | ||
cfdbc2e1 VG |
128 | menu "ARC CPU Configuration" |
129 | ||
130 | choice | |
131 | prompt "ARC Core" | |
1f6ccfff VG |
132 | default ARC_CPU_770 if ISA_ARCOMPACT |
133 | default ARC_CPU_HS if ISA_ARCV2 | |
134 | ||
135 | if ISA_ARCOMPACT | |
cfdbc2e1 VG |
136 | |
137 | config ARC_CPU_750D | |
138 | bool "ARC750D" | |
14a0abfc | 139 | select ARC_CANT_LLSC |
cfdbc2e1 VG |
140 | help |
141 | Support for ARC750 core | |
142 | ||
143 | config ARC_CPU_770 | |
144 | bool "ARC770" | |
742f8af6 | 145 | select ARC_HAS_SWAPE |
cfdbc2e1 VG |
146 | help |
147 | Support for ARC770 core introduced with Rel 4.10 (Summer 2011) | |
148 | This core has a bunch of cool new features: | |
149 | -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4) | |
7c2020c3 | 150 | Shared Address Spaces (for sharing TLB entries in MMU) |
cfdbc2e1 VG |
151 | -Caches: New Prog Model, Region Flush |
152 | -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr | |
153 | ||
1f6ccfff VG |
154 | endif #ISA_ARCOMPACT |
155 | ||
156 | config ARC_CPU_HS | |
157 | bool "ARC-HS" | |
158 | depends on ISA_ARCV2 | |
159 | help | |
160 | Support for ARC HS38x Cores based on ARCv2 ISA | |
161 | The notable features are: | |
162 | - SMP configurations of upto 4 core with coherency | |
163 | - Optional L2 Cache and IO-Coherency | |
164 | - Revised Interrupt Architecture (multiple priorites, reg banks, | |
165 | auto stack switch, auto regfile save/restore) | |
166 | - MMUv4 (PIPT dcache, Huge Pages) | |
167 | - Instructions for | |
168 | * 64bit load/store: LDD, STD | |
169 | * Hardware assisted divide/remainder: DIV, REM | |
170 | * Function prologue/epilogue: ENTER_S, LEAVE_S | |
171 | * IRQ enable/disable: CLRI, SETI | |
172 | * pop count: FFS, FLS | |
173 | * SETcc, BMSKN, XBFU... | |
174 | ||
cfdbc2e1 VG |
175 | endchoice |
176 | ||
177 | config CPU_BIG_ENDIAN | |
178 | bool "Enable Big Endian Mode" | |
179 | default n | |
180 | help | |
181 | Build kernel for Big Endian Mode of ARC CPU | |
182 | ||
41195d23 | 183 | config SMP |
82fea5a1 | 184 | bool "Symmetric Multi-Processing" |
41195d23 | 185 | default n |
82fea5a1 | 186 | select ARC_MCIP if ISA_ARCV2 |
41195d23 | 187 | help |
82fea5a1 | 188 | This enables support for systems with more than one CPU. |
41195d23 VG |
189 | |
190 | if SMP | |
191 | ||
41195d23 | 192 | config NR_CPUS |
3aa4f80e NC |
193 | int "Maximum number of CPUs (2-4096)" |
194 | range 2 4096 | |
82fea5a1 VG |
195 | default "4" |
196 | ||
3971cdc2 VG |
197 | config ARC_SMP_HALT_ON_RESET |
198 | bool "Enable Halt-on-reset boot mode" | |
199 | default y if ARC_UBOOT_SUPPORT | |
200 | help | |
201 | In SMP configuration cores can be configured as Halt-on-reset | |
202 | or they could all start at same time. For Halt-on-reset, non | |
203 | masters are parked until Master kicks them so they can start of | |
204 | at designated entry point. For other case, all jump to common | |
205 | entry point and spin wait for Master's signal. | |
206 | ||
82fea5a1 | 207 | endif #SMP |
41195d23 | 208 | |
3ce0fefc VG |
209 | config ARC_MCIP |
210 | bool "ARConnect Multicore IP (MCIP) Support " | |
211 | depends on ISA_ARCV2 | |
212 | default y if SMP | |
213 | help | |
214 | This IP block enables SMP in ARC-HS38 cores. | |
215 | It provides for cross-core interrupts, multi-core debug | |
216 | hardware semaphores, shared memory,.... | |
217 | ||
cfdbc2e1 VG |
218 | menuconfig ARC_CACHE |
219 | bool "Enable Cache Support" | |
220 | default y | |
221 | ||
222 | if ARC_CACHE | |
223 | ||
224 | config ARC_CACHE_LINE_SHIFT | |
225 | int "Cache Line Length (as power of 2)" | |
226 | range 5 7 | |
227 | default "6" | |
228 | help | |
229 | Starting with ARC700 4.9, Cache line length is configurable, | |
230 | This option specifies "N", with Line-len = 2 power N | |
231 | So line lengths of 32, 64, 128 are specified by 5,6,7, respectively | |
232 | Linux only supports same line lengths for I and D caches. | |
233 | ||
234 | config ARC_HAS_ICACHE | |
235 | bool "Use Instruction Cache" | |
236 | default y | |
237 | ||
238 | config ARC_HAS_DCACHE | |
239 | bool "Use Data Cache" | |
240 | default y | |
241 | ||
242 | config ARC_CACHE_PAGES | |
243 | bool "Per Page Cache Control" | |
244 | default y | |
245 | depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE | |
246 | help | |
247 | This can be used to over-ride the global I/D Cache Enable on a | |
248 | per-page basis (but only for pages accessed via MMU such as | |
249 | Kernel Virtual address or User Virtual Address) | |
250 | TLB entries have a per-page Cache Enable Bit. | |
251 | Note that Global I/D ENABLE + Per Page DISABLE works but corollary | |
252 | Global DISABLE + Per Page ENABLE won't work | |
253 | ||
4102b533 VG |
254 | config ARC_CACHE_VIPT_ALIASING |
255 | bool "Support VIPT Aliasing D$" | |
d1f317d8 | 256 | depends on ARC_HAS_DCACHE && ISA_ARCOMPACT |
4102b533 VG |
257 | default n |
258 | ||
cfdbc2e1 VG |
259 | endif #ARC_CACHE |
260 | ||
8b5850f8 VG |
261 | config ARC_HAS_ICCM |
262 | bool "Use ICCM" | |
263 | help | |
264 | Single Cycle RAMS to store Fast Path Code | |
265 | default n | |
266 | ||
267 | config ARC_ICCM_SZ | |
268 | int "ICCM Size in KB" | |
269 | default "64" | |
270 | depends on ARC_HAS_ICCM | |
271 | ||
272 | config ARC_HAS_DCCM | |
273 | bool "Use DCCM" | |
274 | help | |
275 | Single Cycle RAMS to store Fast Path Data | |
276 | default n | |
277 | ||
278 | config ARC_DCCM_SZ | |
279 | int "DCCM Size in KB" | |
280 | default "64" | |
281 | depends on ARC_HAS_DCCM | |
282 | ||
283 | config ARC_DCCM_BASE | |
284 | hex "DCCM map address" | |
285 | default "0xA0000000" | |
286 | depends on ARC_HAS_DCCM | |
287 | ||
cfdbc2e1 | 288 | choice |
1f6ccfff | 289 | prompt "MMU Version" |
cfdbc2e1 VG |
290 | default ARC_MMU_V3 if ARC_CPU_770 |
291 | default ARC_MMU_V2 if ARC_CPU_750D | |
d7a512bf | 292 | default ARC_MMU_V4 if ARC_CPU_HS |
cfdbc2e1 | 293 | |
c583ee4f VG |
294 | if ISA_ARCOMPACT |
295 | ||
cfdbc2e1 VG |
296 | config ARC_MMU_V1 |
297 | bool "MMU v1" | |
298 | help | |
299 | Orig ARC700 MMU | |
300 | ||
301 | config ARC_MMU_V2 | |
302 | bool "MMU v2" | |
303 | help | |
83fc61a5 | 304 | Fixed the deficiency of v1 - possible thrashing in memcpy scenario |
cfdbc2e1 VG |
305 | when 2 D-TLB and 1 I-TLB entries index into same 2way set. |
306 | ||
307 | config ARC_MMU_V3 | |
308 | bool "MMU v3" | |
309 | depends on ARC_CPU_770 | |
310 | help | |
311 | Introduced with ARC700 4.10: New Features | |
312 | Variable Page size (1k-16k), var JTLB size 128 x (2 or 4) | |
313 | Shared Address Spaces (SASID) | |
314 | ||
c583ee4f VG |
315 | endif |
316 | ||
d7a512bf VG |
317 | config ARC_MMU_V4 |
318 | bool "MMU v4" | |
319 | depends on ISA_ARCV2 | |
320 | ||
cfdbc2e1 VG |
321 | endchoice |
322 | ||
323 | ||
324 | choice | |
325 | prompt "MMU Page Size" | |
326 | default ARC_PAGE_SIZE_8K | |
327 | ||
328 | config ARC_PAGE_SIZE_8K | |
329 | bool "8KB" | |
330 | help | |
331 | Choose between 8k vs 16k | |
332 | ||
333 | config ARC_PAGE_SIZE_16K | |
334 | bool "16KB" | |
450ed0db | 335 | depends on ARC_MMU_V3 || ARC_MMU_V4 |
cfdbc2e1 VG |
336 | |
337 | config ARC_PAGE_SIZE_4K | |
338 | bool "4KB" | |
450ed0db | 339 | depends on ARC_MMU_V3 || ARC_MMU_V4 |
cfdbc2e1 VG |
340 | |
341 | endchoice | |
342 | ||
37eda9df VG |
343 | choice |
344 | prompt "MMU Super Page Size" | |
345 | depends on ISA_ARCV2 && TRANSPARENT_HUGEPAGE | |
346 | default ARC_HUGEPAGE_2M | |
347 | ||
348 | config ARC_HUGEPAGE_2M | |
349 | bool "2MB" | |
350 | ||
351 | config ARC_HUGEPAGE_16M | |
352 | bool "16MB" | |
353 | ||
354 | endchoice | |
355 | ||
26f9d5fd VG |
356 | config NODES_SHIFT |
357 | int "Maximum NUMA Nodes (as a power of 2)" | |
3528f84f NC |
358 | default "0" if !DISCONTIGMEM |
359 | default "1" if DISCONTIGMEM | |
26f9d5fd VG |
360 | depends on NEED_MULTIPLE_NODES |
361 | ---help--- | |
362 | Accessing memory beyond 1GB (with or w/o PAE) requires 2 memory | |
363 | zones. | |
364 | ||
1f6ccfff VG |
365 | if ISA_ARCOMPACT |
366 | ||
4788a594 | 367 | config ARC_COMPACT_IRQ_LEVELS |
60f2b4b8 | 368 | bool "Setup Timer IRQ as high Priority" |
4788a594 | 369 | default n |
41195d23 | 370 | # if SMP, LV2 enabled ONLY if ARC implementation has LV2 re-entrancy |
60f2b4b8 | 371 | depends on !SMP |
4788a594 | 372 | |
cfdbc2e1 VG |
373 | config ARC_FPU_SAVE_RESTORE |
374 | bool "Enable FPU state persistence across context switch" | |
375 | default n | |
376 | help | |
83fc61a5 | 377 | Double Precision Floating Point unit had dedicated regs which |
cfdbc2e1 VG |
378 | need to be saved/restored across context-switch. |
379 | Note that ARC FPU is overly simplistic, unlike say x86, which has | |
380 | hardware pieces to allow software to conditionally save/restore, | |
381 | based on actual usage of FPU by a task. Thus our implemn does | |
382 | this for all tasks in system. | |
383 | ||
1f6ccfff VG |
384 | endif #ISA_ARCOMPACT |
385 | ||
fbf8e13d VG |
386 | config ARC_CANT_LLSC |
387 | def_bool n | |
388 | ||
cfdbc2e1 VG |
389 | config ARC_HAS_LLSC |
390 | bool "Insn: LLOCK/SCOND (efficient atomic ops)" | |
391 | default y | |
14a0abfc | 392 | depends on !ARC_CANT_LLSC |
cfdbc2e1 VG |
393 | |
394 | config ARC_HAS_SWAPE | |
395 | bool "Insn: SWAPE (endian-swap)" | |
396 | default y | |
cfdbc2e1 | 397 | |
1f6ccfff VG |
398 | if ISA_ARCV2 |
399 | ||
400 | config ARC_HAS_LL64 | |
401 | bool "Insn: 64bit LDD/STD" | |
402 | help | |
403 | Enable gcc to generate 64-bit load/store instructions | |
404 | ISA mandates even/odd registers to allow encoding of two | |
405 | dest operands with 2 possible source operands. | |
406 | default y | |
407 | ||
d05a76ab AB |
408 | config ARC_HAS_DIV_REM |
409 | bool "Insn: div, divu, rem, remu" | |
410 | default y | |
411 | ||
3d5e8012 VG |
412 | config ARC_HAS_ACCL_REGS |
413 | bool "Reg Pair ACCL:ACCH (FPU and/or MPY > 6)" | |
af1fc5ba | 414 | default y |
3d5e8012 VG |
415 | help |
416 | Depending on the configuration, CPU can contain accumulator reg-pair | |
417 | (also referred to as r58:r59). These can also be used by gcc as GPR so | |
418 | kernel needs to save/restore per process | |
419 | ||
1f6ccfff VG |
420 | endif # ISA_ARCV2 |
421 | ||
cfdbc2e1 VG |
422 | endmenu # "ARC CPU Configuration" |
423 | ||
cfdbc2e1 | 424 | config LINUX_LINK_BASE |
9ed68785 | 425 | hex "Kernel link address" |
cfdbc2e1 VG |
426 | default "0x80000000" |
427 | help | |
428 | ARC700 divides the 32 bit phy address space into two equal halves | |
429 | -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU | |
430 | -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel | |
431 | Typically Linux kernel is linked at the start of untransalted addr, | |
432 | hence the default value of 0x8zs. | |
433 | However some customers have peripherals mapped at this addr, so | |
434 | Linux needs to be scooted a bit. | |
435 | If you don't know what the above means, leave this setting alone. | |
ff1c0b6a | 436 | This needs to match memory start address specified in Device Tree |
cfdbc2e1 | 437 | |
9ed68785 EP |
438 | config LINUX_RAM_BASE |
439 | hex "RAM base address" | |
440 | default LINUX_LINK_BASE | |
441 | help | |
442 | By default Linux is linked at base of RAM. However in some special | |
443 | cases (such as HSDK), Linux can't be linked at start of DDR, hence | |
444 | this option. | |
445 | ||
45890f6d VG |
446 | config HIGHMEM |
447 | bool "High Memory Support" | |
d140b9bf | 448 | select ARCH_DISCONTIGMEM_ENABLE |
45890f6d VG |
449 | help |
450 | With ARC 2G:2G address split, only upper 2G is directly addressable by | |
451 | kernel. Enable this to potentially allow access to rest of 2G and PAE | |
452 | in future | |
453 | ||
5a364c2a VG |
454 | config ARC_HAS_PAE40 |
455 | bool "Support for the 40-bit Physical Address Extension" | |
456 | default n | |
457 | depends on ISA_ARCV2 | |
cf4100d1 | 458 | select HIGHMEM |
d4a451d5 | 459 | select PHYS_ADDR_T_64BIT |
5a364c2a VG |
460 | help |
461 | Enable access to physical memory beyond 4G, only supported on | |
462 | ARC cores with 40 bit Physical Addressing support | |
463 | ||
15ca68a9 | 464 | config ARC_KVADDR_SIZE |
83fc61a5 | 465 | int "Kernel Virtual Address Space size (MB)" |
15ca68a9 NC |
466 | range 0 512 |
467 | default "256" | |
468 | help | |
469 | The kernel address space is carved out of 256MB of translated address | |
470 | space for catering to vmalloc, modules, pkmap, fixmap. This however may | |
471 | not suffice vmalloc requirements of a 4K CPU EZChip system. So allow | |
472 | this to be stretched to 512 MB (by extending into the reserved | |
473 | kernel-user gutter) | |
474 | ||
080c3747 VG |
475 | config ARC_CURR_IN_REG |
476 | bool "Dedicate Register r25 for current_task pointer" | |
477 | default y | |
478 | help | |
479 | This reserved Register R25 to point to Current Task in | |
480 | kernel mode. This saves memory access for each such access | |
481 | ||
2e651ea1 | 482 | |
1736a56f | 483 | config ARC_EMUL_UNALIGNED |
2e651ea1 | 484 | bool "Emulate unaligned memory access (userspace only)" |
2e651ea1 VG |
485 | select SYSCTL_ARCH_UNALIGN_NO_WARN |
486 | select SYSCTL_ARCH_UNALIGN_ALLOW | |
1f6ccfff | 487 | depends on ISA_ARCOMPACT |
2e651ea1 VG |
488 | help |
489 | This enables misaligned 16 & 32 bit memory access from user space. | |
490 | Use ONLY-IF-ABS-NECESSARY as it will be very slow and also can hide | |
491 | potential bugs in code | |
492 | ||
cfdbc2e1 VG |
493 | config HZ |
494 | int "Timer Frequency" | |
495 | default 100 | |
496 | ||
cbe056f7 VG |
497 | config ARC_METAWARE_HLINK |
498 | bool "Support for Metaware debugger assisted Host access" | |
499 | default n | |
500 | help | |
501 | This options allows a Linux userland apps to directly access | |
502 | host file system (open/creat/read/write etc) with help from | |
503 | Metaware Debugger. This can come in handy for Linux-host communication | |
504 | when there is no real usable peripheral such as EMAC. | |
505 | ||
cfdbc2e1 VG |
506 | menuconfig ARC_DBG |
507 | bool "ARC debugging" | |
508 | default y | |
509 | ||
aa6083ed VG |
510 | if ARC_DBG |
511 | ||
854a0d95 VG |
512 | config ARC_DW2_UNWIND |
513 | bool "Enable DWARF specific kernel stack unwind" | |
854a0d95 VG |
514 | default y |
515 | select KALLSYMS | |
516 | help | |
517 | Compiles the kernel with DWARF unwind information and can be used | |
518 | to get stack backtraces. | |
519 | ||
520 | If you say Y here the resulting kernel image will be slightly larger | |
521 | but not slower, and it will give very useful debugging information. | |
522 | If you don't debug the kernel, you can say N, but we may not be able | |
523 | to solve problems without frame unwind information | |
524 | ||
cfdbc2e1 VG |
525 | config ARC_DBG_TLB_PARANOIA |
526 | bool "Paranoia Checks in Low Level TLB Handlers" | |
cfdbc2e1 VG |
527 | default n |
528 | ||
aa6083ed VG |
529 | endif |
530 | ||
036b2c56 VG |
531 | config ARC_UBOOT_SUPPORT |
532 | bool "Support uboot arg Handling" | |
533 | default n | |
534 | help | |
535 | ARC Linux by default checks for uboot provided args as pointers to | |
536 | external cmdline or DTB. This however breaks in absence of uboot, | |
537 | when booting from Metaware debugger directly, as the registers are | |
538 | not zeroed out on reset by mdb and/or ARCv2 based cores. The bogus | |
539 | registers look like uboot args to kernel which then chokes. | |
540 | So only enable the uboot arg checking/processing if users are sure | |
541 | of uboot being in play. | |
542 | ||
999159a5 VG |
543 | config ARC_BUILTIN_DTB_NAME |
544 | string "Built in DTB" | |
545 | help | |
546 | Set the name of the DTB to embed in the vmlinux binary | |
547 | Leaving it blank selects the minimal "skeleton" dtb | |
548 | ||
cfdbc2e1 VG |
549 | endmenu # "ARC Architecture Configuration" |
550 | ||
37eda9df VG |
551 | config FORCE_MAX_ZONEORDER |
552 | int "Maximum zone order" | |
553 | default "12" if ARC_HUGEPAGE_16M | |
554 | default "11" | |
555 | ||
c1678ffc JP |
556 | menu "Bus Support" |
557 | ||
558 | config PCI | |
559 | bool "PCI support" if MIGHT_HAVE_PCI | |
560 | help | |
561 | PCI is the name of a bus system, i.e., the way the CPU talks to | |
562 | the other stuff inside your box. Find out if your board/platform | |
563 | has PCI. | |
564 | ||
565 | Note: PCIe support for Synopsys Device will be available only | |
566 | when HAPS DX is configured with PCIe RC bitmap. If you have PCI, | |
567 | say Y, otherwise N. | |
568 | ||
569 | config PCI_SYSCALL | |
570 | def_bool PCI | |
571 | ||
572 | source "drivers/pci/Kconfig" | |
c1678ffc JP |
573 | |
574 | endmenu | |
575 | ||
996bad6c | 576 | source "kernel/power/Kconfig" |