Commit | Line | Data |
---|---|---|
cfdbc2e1 VG |
1 | # |
2 | # Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com) | |
3 | # | |
4 | # This program is free software; you can redistribute it and/or modify | |
5 | # it under the terms of the GNU General Public License version 2 as | |
6 | # published by the Free Software Foundation. | |
7 | # | |
8 | ||
9 | config ARC | |
10 | def_bool y | |
c4c9a040 | 11 | select ARC_TIMERS |
58b04406 | 12 | select ARCH_HAS_DMA_COHERENT_TO_PFN |
c27d0e90 | 13 | select ARCH_HAS_PTE_SPECIAL |
347cb6af | 14 | select ARCH_HAS_SETUP_DMA_OPS |
6c3e71dd CH |
15 | select ARCH_HAS_SYNC_DMA_FOR_CPU |
16 | select ARCH_HAS_SYNC_DMA_FOR_DEVICE | |
2a440168 | 17 | select ARCH_SUPPORTS_ATOMIC_RMW if ARC_HAS_LLSC |
942fa985 | 18 | select ARCH_32BIT_OFF_T |
f06d19e4 | 19 | select BUILDTIME_EXTABLE_SORT |
4adeefe1 | 20 | select CLONE_BACKWARDS |
69fbd098 | 21 | select COMMON_CLK |
ce636527 | 22 | select GENERIC_ATOMIC64 if !ISA_ARCV2 || !(ARC_HAS_LL64 && ARC_HAS_LLSC) |
cfdbc2e1 VG |
23 | select GENERIC_CLOCKEVENTS |
24 | select GENERIC_FIND_FIRST_BIT | |
25 | # for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP | |
26 | select GENERIC_IRQ_SHOW | |
c1678ffc | 27 | select GENERIC_PCI_IOMAP |
cfdbc2e1 | 28 | select GENERIC_PENDING_IRQ if SMP |
bf287607 | 29 | select GENERIC_SCHED_CLOCK |
cfdbc2e1 | 30 | select GENERIC_SMP_IDLE_THREAD |
f46121bd | 31 | select HAVE_ARCH_KGDB |
547f1125 | 32 | select HAVE_ARCH_TRACEHOOK |
c27d0e90 | 33 | select HAVE_DEBUG_STACKOVERFLOW |
5464d03d | 34 | select HAVE_FUTEX_CMPXCHG if FUTEX |
4368902b | 35 | select HAVE_IOREMAP_PROT |
c27d0e90 VG |
36 | select HAVE_KERNEL_GZIP |
37 | select HAVE_KERNEL_LZMA | |
4d86dfbb VG |
38 | select HAVE_KPROBES |
39 | select HAVE_KRETPROBES | |
eb1357d9 | 40 | select HAVE_MOD_ARCH_SPECIFIC |
769bc1fd | 41 | select HAVE_OPROFILE |
9c57564e | 42 | select HAVE_PERF_EVENTS |
1b0ccb8a | 43 | select HANDLE_DOMAIN_IRQ |
999159a5 | 44 | select IRQ_DOMAIN |
cfdbc2e1 | 45 | select MODULES_USE_ELF_RELA |
999159a5 VG |
46 | select OF |
47 | select OF_EARLY_FLATTREE | |
20f1b79d | 48 | select PCI_SYSCALL if PCI |
82385732 | 49 | select PERF_USE_VMALLOC if ARC_CACHE_VIPT_ALIASING |
cfdbc2e1 | 50 | |
eb277739 EP |
51 | config ARCH_HAS_CACHE_LINE_SIZE |
52 | def_bool y | |
53 | ||
0dafafc3 VG |
54 | config TRACE_IRQFLAGS_SUPPORT |
55 | def_bool y | |
56 | ||
57 | config LOCKDEP_SUPPORT | |
58 | def_bool y | |
59 | ||
cfdbc2e1 VG |
60 | config SCHED_OMIT_FRAME_POINTER |
61 | def_bool y | |
62 | ||
63 | config GENERIC_CSUM | |
64 | def_bool y | |
65 | ||
26f9d5fd | 66 | config ARCH_DISCONTIGMEM_ENABLE |
d140b9bf | 67 | def_bool n |
26f9d5fd | 68 | |
cfdbc2e1 VG |
69 | config ARCH_FLATMEM_ENABLE |
70 | def_bool y | |
71 | ||
72 | config MMU | |
73 | def_bool y | |
74 | ||
ce816fa8 | 75 | config NO_IOPORT_MAP |
cfdbc2e1 VG |
76 | def_bool y |
77 | ||
78 | config GENERIC_CALIBRATE_DELAY | |
79 | def_bool y | |
80 | ||
81 | config GENERIC_HWEIGHT | |
82 | def_bool y | |
83 | ||
44c8bb91 VG |
84 | config STACKTRACE_SUPPORT |
85 | def_bool y | |
86 | select STACKTRACE | |
87 | ||
fe6c1b86 VG |
88 | config HAVE_ARCH_TRANSPARENT_HUGEPAGE |
89 | def_bool y | |
90 | depends on ARC_MMU_V4 | |
91 | ||
cfdbc2e1 VG |
92 | menu "ARC Architecture Configuration" |
93 | ||
93ad700d | 94 | menu "ARC Platform/SoC/Board" |
cfdbc2e1 | 95 | |
072eb693 | 96 | source "arch/arc/plat-tb10x/Kconfig" |
556cc1c5 | 97 | source "arch/arc/plat-axs10x/Kconfig" |
cfdbc2e1 | 98 | #New platform adds here |
96665789 | 99 | source "arch/arc/plat-eznps/Kconfig" |
a518d637 | 100 | source "arch/arc/plat-hsdk/Kconfig" |
93ad700d | 101 | |
53d98958 | 102 | endmenu |
cfdbc2e1 | 103 | |
1f6ccfff VG |
104 | choice |
105 | prompt "ARC Instruction Set" | |
b7cc40c3 | 106 | default ISA_ARCV2 |
1f6ccfff VG |
107 | |
108 | config ISA_ARCOMPACT | |
109 | bool "ARCompact ISA" | |
fff7fb0b | 110 | select CPU_NO_EFFICIENT_FFS |
1f6ccfff VG |
111 | help |
112 | The original ARC ISA of ARC600/700 cores | |
113 | ||
65bfbcdf VG |
114 | config ISA_ARCV2 |
115 | bool "ARC ISA v2" | |
c4c9a040 | 116 | select ARC_TIMERS_64BIT |
65bfbcdf VG |
117 | help |
118 | ISA for the Next Generation ARC-HS cores | |
1f6ccfff VG |
119 | |
120 | endchoice | |
121 | ||
cfdbc2e1 VG |
122 | menu "ARC CPU Configuration" |
123 | ||
124 | choice | |
125 | prompt "ARC Core" | |
1f6ccfff VG |
126 | default ARC_CPU_770 if ISA_ARCOMPACT |
127 | default ARC_CPU_HS if ISA_ARCV2 | |
128 | ||
129 | if ISA_ARCOMPACT | |
cfdbc2e1 VG |
130 | |
131 | config ARC_CPU_750D | |
132 | bool "ARC750D" | |
14a0abfc | 133 | select ARC_CANT_LLSC |
cfdbc2e1 VG |
134 | help |
135 | Support for ARC750 core | |
136 | ||
137 | config ARC_CPU_770 | |
138 | bool "ARC770" | |
742f8af6 | 139 | select ARC_HAS_SWAPE |
cfdbc2e1 VG |
140 | help |
141 | Support for ARC770 core introduced with Rel 4.10 (Summer 2011) | |
142 | This core has a bunch of cool new features: | |
143 | -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4) | |
9a18b5a4 | 144 | Shared Address Spaces (for sharing TLB entries in MMU) |
cfdbc2e1 VG |
145 | -Caches: New Prog Model, Region Flush |
146 | -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr | |
147 | ||
9a18b5a4 | 148 | endif #ISA_ARCOMPACT |
1f6ccfff VG |
149 | |
150 | config ARC_CPU_HS | |
151 | bool "ARC-HS" | |
152 | depends on ISA_ARCV2 | |
153 | help | |
154 | Support for ARC HS38x Cores based on ARCv2 ISA | |
155 | The notable features are: | |
156 | - SMP configurations of upto 4 core with coherency | |
157 | - Optional L2 Cache and IO-Coherency | |
158 | - Revised Interrupt Architecture (multiple priorites, reg banks, | |
159 | auto stack switch, auto regfile save/restore) | |
160 | - MMUv4 (PIPT dcache, Huge Pages) | |
161 | - Instructions for | |
162 | * 64bit load/store: LDD, STD | |
163 | * Hardware assisted divide/remainder: DIV, REM | |
164 | * Function prologue/epilogue: ENTER_S, LEAVE_S | |
165 | * IRQ enable/disable: CLRI, SETI | |
166 | * pop count: FFS, FLS | |
167 | * SETcc, BMSKN, XBFU... | |
168 | ||
cfdbc2e1 VG |
169 | endchoice |
170 | ||
171 | config CPU_BIG_ENDIAN | |
172 | bool "Enable Big Endian Mode" | |
cfdbc2e1 VG |
173 | help |
174 | Build kernel for Big Endian Mode of ARC CPU | |
175 | ||
41195d23 | 176 | config SMP |
82fea5a1 | 177 | bool "Symmetric Multi-Processing" |
82fea5a1 | 178 | select ARC_MCIP if ISA_ARCV2 |
41195d23 | 179 | help |
82fea5a1 | 180 | This enables support for systems with more than one CPU. |
41195d23 VG |
181 | |
182 | if SMP | |
183 | ||
41195d23 | 184 | config NR_CPUS |
3aa4f80e NC |
185 | int "Maximum number of CPUs (2-4096)" |
186 | range 2 4096 | |
82fea5a1 VG |
187 | default "4" |
188 | ||
3971cdc2 VG |
189 | config ARC_SMP_HALT_ON_RESET |
190 | bool "Enable Halt-on-reset boot mode" | |
3971cdc2 VG |
191 | help |
192 | In SMP configuration cores can be configured as Halt-on-reset | |
193 | or they could all start at same time. For Halt-on-reset, non | |
194 | masters are parked until Master kicks them so they can start of | |
195 | at designated entry point. For other case, all jump to common | |
196 | entry point and spin wait for Master's signal. | |
197 | ||
9a18b5a4 | 198 | endif #SMP |
41195d23 | 199 | |
3ce0fefc VG |
200 | config ARC_MCIP |
201 | bool "ARConnect Multicore IP (MCIP) Support " | |
202 | depends on ISA_ARCV2 | |
203 | default y if SMP | |
204 | help | |
205 | This IP block enables SMP in ARC-HS38 cores. | |
206 | It provides for cross-core interrupts, multi-core debug | |
207 | hardware semaphores, shared memory,.... | |
208 | ||
cfdbc2e1 VG |
209 | menuconfig ARC_CACHE |
210 | bool "Enable Cache Support" | |
211 | default y | |
212 | ||
213 | if ARC_CACHE | |
214 | ||
215 | config ARC_CACHE_LINE_SHIFT | |
216 | int "Cache Line Length (as power of 2)" | |
217 | range 5 7 | |
218 | default "6" | |
219 | help | |
220 | Starting with ARC700 4.9, Cache line length is configurable, | |
221 | This option specifies "N", with Line-len = 2 power N | |
222 | So line lengths of 32, 64, 128 are specified by 5,6,7, respectively | |
223 | Linux only supports same line lengths for I and D caches. | |
224 | ||
225 | config ARC_HAS_ICACHE | |
226 | bool "Use Instruction Cache" | |
227 | default y | |
228 | ||
229 | config ARC_HAS_DCACHE | |
230 | bool "Use Data Cache" | |
231 | default y | |
232 | ||
233 | config ARC_CACHE_PAGES | |
234 | bool "Per Page Cache Control" | |
235 | default y | |
236 | depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE | |
237 | help | |
238 | This can be used to over-ride the global I/D Cache Enable on a | |
239 | per-page basis (but only for pages accessed via MMU such as | |
240 | Kernel Virtual address or User Virtual Address) | |
241 | TLB entries have a per-page Cache Enable Bit. | |
242 | Note that Global I/D ENABLE + Per Page DISABLE works but corollary | |
243 | Global DISABLE + Per Page ENABLE won't work | |
244 | ||
4102b533 VG |
245 | config ARC_CACHE_VIPT_ALIASING |
246 | bool "Support VIPT Aliasing D$" | |
d1f317d8 | 247 | depends on ARC_HAS_DCACHE && ISA_ARCOMPACT |
4102b533 | 248 | |
9a18b5a4 | 249 | endif #ARC_CACHE |
cfdbc2e1 | 250 | |
8b5850f8 VG |
251 | config ARC_HAS_ICCM |
252 | bool "Use ICCM" | |
253 | help | |
254 | Single Cycle RAMS to store Fast Path Code | |
8b5850f8 VG |
255 | |
256 | config ARC_ICCM_SZ | |
257 | int "ICCM Size in KB" | |
258 | default "64" | |
259 | depends on ARC_HAS_ICCM | |
260 | ||
261 | config ARC_HAS_DCCM | |
262 | bool "Use DCCM" | |
263 | help | |
264 | Single Cycle RAMS to store Fast Path Data | |
8b5850f8 VG |
265 | |
266 | config ARC_DCCM_SZ | |
267 | int "DCCM Size in KB" | |
268 | default "64" | |
269 | depends on ARC_HAS_DCCM | |
270 | ||
271 | config ARC_DCCM_BASE | |
272 | hex "DCCM map address" | |
273 | default "0xA0000000" | |
274 | depends on ARC_HAS_DCCM | |
275 | ||
cfdbc2e1 | 276 | choice |
1f6ccfff | 277 | prompt "MMU Version" |
cfdbc2e1 VG |
278 | default ARC_MMU_V3 if ARC_CPU_770 |
279 | default ARC_MMU_V2 if ARC_CPU_750D | |
d7a512bf | 280 | default ARC_MMU_V4 if ARC_CPU_HS |
cfdbc2e1 | 281 | |
c583ee4f VG |
282 | if ISA_ARCOMPACT |
283 | ||
cfdbc2e1 VG |
284 | config ARC_MMU_V1 |
285 | bool "MMU v1" | |
286 | help | |
287 | Orig ARC700 MMU | |
288 | ||
289 | config ARC_MMU_V2 | |
290 | bool "MMU v2" | |
291 | help | |
83fc61a5 | 292 | Fixed the deficiency of v1 - possible thrashing in memcpy scenario |
cfdbc2e1 VG |
293 | when 2 D-TLB and 1 I-TLB entries index into same 2way set. |
294 | ||
295 | config ARC_MMU_V3 | |
296 | bool "MMU v3" | |
297 | depends on ARC_CPU_770 | |
298 | help | |
299 | Introduced with ARC700 4.10: New Features | |
300 | Variable Page size (1k-16k), var JTLB size 128 x (2 or 4) | |
301 | Shared Address Spaces (SASID) | |
302 | ||
c583ee4f VG |
303 | endif |
304 | ||
d7a512bf VG |
305 | config ARC_MMU_V4 |
306 | bool "MMU v4" | |
307 | depends on ISA_ARCV2 | |
308 | ||
cfdbc2e1 VG |
309 | endchoice |
310 | ||
311 | ||
312 | choice | |
313 | prompt "MMU Page Size" | |
314 | default ARC_PAGE_SIZE_8K | |
315 | ||
316 | config ARC_PAGE_SIZE_8K | |
317 | bool "8KB" | |
318 | help | |
319 | Choose between 8k vs 16k | |
320 | ||
321 | config ARC_PAGE_SIZE_16K | |
322 | bool "16KB" | |
450ed0db | 323 | depends on ARC_MMU_V3 || ARC_MMU_V4 |
cfdbc2e1 VG |
324 | |
325 | config ARC_PAGE_SIZE_4K | |
326 | bool "4KB" | |
450ed0db | 327 | depends on ARC_MMU_V3 || ARC_MMU_V4 |
cfdbc2e1 VG |
328 | |
329 | endchoice | |
330 | ||
37eda9df VG |
331 | choice |
332 | prompt "MMU Super Page Size" | |
333 | depends on ISA_ARCV2 && TRANSPARENT_HUGEPAGE | |
334 | default ARC_HUGEPAGE_2M | |
335 | ||
336 | config ARC_HUGEPAGE_2M | |
337 | bool "2MB" | |
338 | ||
339 | config ARC_HUGEPAGE_16M | |
340 | bool "16MB" | |
341 | ||
342 | endchoice | |
343 | ||
26f9d5fd VG |
344 | config NODES_SHIFT |
345 | int "Maximum NUMA Nodes (as a power of 2)" | |
3528f84f NC |
346 | default "0" if !DISCONTIGMEM |
347 | default "1" if DISCONTIGMEM | |
26f9d5fd VG |
348 | depends on NEED_MULTIPLE_NODES |
349 | ---help--- | |
350 | Accessing memory beyond 1GB (with or w/o PAE) requires 2 memory | |
351 | zones. | |
352 | ||
1f6ccfff VG |
353 | if ISA_ARCOMPACT |
354 | ||
4788a594 | 355 | config ARC_COMPACT_IRQ_LEVELS |
60f2b4b8 | 356 | bool "Setup Timer IRQ as high Priority" |
41195d23 | 357 | # if SMP, LV2 enabled ONLY if ARC implementation has LV2 re-entrancy |
60f2b4b8 | 358 | depends on !SMP |
4788a594 | 359 | |
cfdbc2e1 VG |
360 | config ARC_FPU_SAVE_RESTORE |
361 | bool "Enable FPU state persistence across context switch" | |
cfdbc2e1 | 362 | help |
83fc61a5 | 363 | Double Precision Floating Point unit had dedicated regs which |
cfdbc2e1 VG |
364 | need to be saved/restored across context-switch. |
365 | Note that ARC FPU is overly simplistic, unlike say x86, which has | |
366 | hardware pieces to allow software to conditionally save/restore, | |
367 | based on actual usage of FPU by a task. Thus our implemn does | |
368 | this for all tasks in system. | |
369 | ||
9a18b5a4 | 370 | endif #ISA_ARCOMPACT |
1f6ccfff | 371 | |
fbf8e13d VG |
372 | config ARC_CANT_LLSC |
373 | def_bool n | |
374 | ||
cfdbc2e1 VG |
375 | config ARC_HAS_LLSC |
376 | bool "Insn: LLOCK/SCOND (efficient atomic ops)" | |
377 | default y | |
14a0abfc | 378 | depends on !ARC_CANT_LLSC |
cfdbc2e1 VG |
379 | |
380 | config ARC_HAS_SWAPE | |
381 | bool "Insn: SWAPE (endian-swap)" | |
382 | default y | |
cfdbc2e1 | 383 | |
1f6ccfff VG |
384 | if ISA_ARCV2 |
385 | ||
76551468 EP |
386 | config ARC_USE_UNALIGNED_MEM_ACCESS |
387 | bool "Enable unaligned access in HW" | |
388 | default y | |
389 | select HAVE_EFFICIENT_UNALIGNED_ACCESS | |
390 | help | |
391 | The ARC HS architecture supports unaligned memory access | |
392 | which is disabled by default. Enable unaligned access in | |
393 | hardware and use software to use it | |
394 | ||
1f6ccfff VG |
395 | config ARC_HAS_LL64 |
396 | bool "Insn: 64bit LDD/STD" | |
397 | help | |
398 | Enable gcc to generate 64-bit load/store instructions | |
399 | ISA mandates even/odd registers to allow encoding of two | |
400 | dest operands with 2 possible source operands. | |
401 | default y | |
402 | ||
d05a76ab AB |
403 | config ARC_HAS_DIV_REM |
404 | bool "Insn: div, divu, rem, remu" | |
405 | default y | |
406 | ||
3d5e8012 VG |
407 | config ARC_HAS_ACCL_REGS |
408 | bool "Reg Pair ACCL:ACCH (FPU and/or MPY > 6)" | |
af1fc5ba | 409 | default y |
3d5e8012 VG |
410 | help |
411 | Depending on the configuration, CPU can contain accumulator reg-pair | |
412 | (also referred to as r58:r59). These can also be used by gcc as GPR so | |
413 | kernel needs to save/restore per process | |
414 | ||
e494239a VG |
415 | config ARC_IRQ_NO_AUTOSAVE |
416 | bool "Disable hardware autosave regfile on interrupts" | |
417 | default n | |
418 | help | |
419 | On HS cores, taken interrupt auto saves the regfile on stack. | |
420 | This is programmable and can be optionally disabled in which case | |
421 | software INTERRUPT_PROLOGUE/EPILGUE do the needed work | |
422 | ||
9a18b5a4 | 423 | endif # ISA_ARCV2 |
1f6ccfff | 424 | |
cfdbc2e1 VG |
425 | endmenu # "ARC CPU Configuration" |
426 | ||
cfdbc2e1 | 427 | config LINUX_LINK_BASE |
9ed68785 | 428 | hex "Kernel link address" |
cfdbc2e1 VG |
429 | default "0x80000000" |
430 | help | |
431 | ARC700 divides the 32 bit phy address space into two equal halves | |
432 | -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU | |
433 | -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel | |
434 | Typically Linux kernel is linked at the start of untransalted addr, | |
435 | hence the default value of 0x8zs. | |
436 | However some customers have peripherals mapped at this addr, so | |
437 | Linux needs to be scooted a bit. | |
438 | If you don't know what the above means, leave this setting alone. | |
ff1c0b6a | 439 | This needs to match memory start address specified in Device Tree |
cfdbc2e1 | 440 | |
9ed68785 EP |
441 | config LINUX_RAM_BASE |
442 | hex "RAM base address" | |
443 | default LINUX_LINK_BASE | |
444 | help | |
445 | By default Linux is linked at base of RAM. However in some special | |
446 | cases (such as HSDK), Linux can't be linked at start of DDR, hence | |
447 | this option. | |
448 | ||
45890f6d VG |
449 | config HIGHMEM |
450 | bool "High Memory Support" | |
d140b9bf | 451 | select ARCH_DISCONTIGMEM_ENABLE |
45890f6d VG |
452 | help |
453 | With ARC 2G:2G address split, only upper 2G is directly addressable by | |
454 | kernel. Enable this to potentially allow access to rest of 2G and PAE | |
455 | in future | |
456 | ||
5a364c2a VG |
457 | config ARC_HAS_PAE40 |
458 | bool "Support for the 40-bit Physical Address Extension" | |
5a364c2a | 459 | depends on ISA_ARCV2 |
cf4100d1 | 460 | select HIGHMEM |
d4a451d5 | 461 | select PHYS_ADDR_T_64BIT |
5a364c2a VG |
462 | help |
463 | Enable access to physical memory beyond 4G, only supported on | |
464 | ARC cores with 40 bit Physical Addressing support | |
465 | ||
15ca68a9 | 466 | config ARC_KVADDR_SIZE |
83fc61a5 | 467 | int "Kernel Virtual Address Space size (MB)" |
15ca68a9 NC |
468 | range 0 512 |
469 | default "256" | |
470 | help | |
471 | The kernel address space is carved out of 256MB of translated address | |
472 | space for catering to vmalloc, modules, pkmap, fixmap. This however may | |
473 | not suffice vmalloc requirements of a 4K CPU EZChip system. So allow | |
474 | this to be stretched to 512 MB (by extending into the reserved | |
475 | kernel-user gutter) | |
476 | ||
080c3747 VG |
477 | config ARC_CURR_IN_REG |
478 | bool "Dedicate Register r25 for current_task pointer" | |
479 | default y | |
480 | help | |
481 | This reserved Register R25 to point to Current Task in | |
482 | kernel mode. This saves memory access for each such access | |
483 | ||
2e651ea1 | 484 | |
1736a56f | 485 | config ARC_EMUL_UNALIGNED |
2e651ea1 | 486 | bool "Emulate unaligned memory access (userspace only)" |
2e651ea1 VG |
487 | select SYSCTL_ARCH_UNALIGN_NO_WARN |
488 | select SYSCTL_ARCH_UNALIGN_ALLOW | |
1f6ccfff | 489 | depends on ISA_ARCOMPACT |
2e651ea1 VG |
490 | help |
491 | This enables misaligned 16 & 32 bit memory access from user space. | |
492 | Use ONLY-IF-ABS-NECESSARY as it will be very slow and also can hide | |
493 | potential bugs in code | |
494 | ||
cfdbc2e1 VG |
495 | config HZ |
496 | int "Timer Frequency" | |
497 | default 100 | |
498 | ||
cbe056f7 VG |
499 | config ARC_METAWARE_HLINK |
500 | bool "Support for Metaware debugger assisted Host access" | |
cbe056f7 VG |
501 | help |
502 | This options allows a Linux userland apps to directly access | |
503 | host file system (open/creat/read/write etc) with help from | |
504 | Metaware Debugger. This can come in handy for Linux-host communication | |
505 | when there is no real usable peripheral such as EMAC. | |
506 | ||
cfdbc2e1 VG |
507 | menuconfig ARC_DBG |
508 | bool "ARC debugging" | |
509 | default y | |
510 | ||
aa6083ed VG |
511 | if ARC_DBG |
512 | ||
854a0d95 VG |
513 | config ARC_DW2_UNWIND |
514 | bool "Enable DWARF specific kernel stack unwind" | |
854a0d95 VG |
515 | default y |
516 | select KALLSYMS | |
517 | help | |
518 | Compiles the kernel with DWARF unwind information and can be used | |
519 | to get stack backtraces. | |
520 | ||
521 | If you say Y here the resulting kernel image will be slightly larger | |
522 | but not slower, and it will give very useful debugging information. | |
523 | If you don't debug the kernel, you can say N, but we may not be able | |
524 | to solve problems without frame unwind information | |
525 | ||
cfdbc2e1 VG |
526 | config ARC_DBG_TLB_PARANOIA |
527 | bool "Paranoia Checks in Low Level TLB Handlers" | |
cfdbc2e1 | 528 | |
aa6083ed VG |
529 | endif |
530 | ||
999159a5 VG |
531 | config ARC_BUILTIN_DTB_NAME |
532 | string "Built in DTB" | |
533 | help | |
534 | Set the name of the DTB to embed in the vmlinux binary | |
535 | Leaving it blank selects the minimal "skeleton" dtb | |
536 | ||
cfdbc2e1 VG |
537 | endmenu # "ARC Architecture Configuration" |
538 | ||
37eda9df VG |
539 | config FORCE_MAX_ZONEORDER |
540 | int "Maximum zone order" | |
541 | default "12" if ARC_HUGEPAGE_16M | |
542 | default "11" | |
543 | ||
996bad6c | 544 | source "kernel/power/Kconfig" |