dt-bindings: sifive-ccache: change Sifive L2 cache to Composable cache
[linux-block.git] / Documentation / hwmon / mcp3021.rst
CommitLineData
5510e62a 1Kernel driver MCP3021
b04f2f7d 2=====================
5510e62a
XX
3
4Supported chips:
b04f2f7d 5
5510e62a 6 * Microchip Technology MCP3021
b04f2f7d 7
5510e62a 8 Prefix: 'mcp3021'
b04f2f7d 9
5510e62a 10 Datasheet: http://ww1.microchip.com/downloads/en/DeviceDoc/21805a.pdf
b04f2f7d 11
592758b1 12 * Microchip Technology MCP3221
b04f2f7d 13
592758b1 14 Prefix: 'mcp3221'
b04f2f7d 15
592758b1 16 Datasheet: http://ww1.microchip.com/downloads/en/DeviceDoc/21732c.pdf
5510e62a 17
b04f2f7d
MCC
18
19
592758b1 20Authors:
b04f2f7d
MCC
21
22 - Mingkai Hu
23 - Sven Schuchmann <schuchmann@schleissheimer.de>
5510e62a
XX
24
25Description
26-----------
27
592758b1
SS
28This driver implements support for the Microchip Technology MCP3021 and
29MCP3221 chip.
5510e62a
XX
30
31The Microchip Technology Inc. MCP3021 is a successive approximation A/D
592758b1
SS
32converter (ADC) with 10-bit resolution. The MCP3221 has 12-bit resolution.
33
34These devices provide one single-ended input with very low power consumption.
35Communication to the MCP3021/MCP3221 is performed using a 2-wire I2C
36compatible interface. Standard (100 kHz) and Fast (400 kHz) I2C modes are
37available. The default I2C device address is 0x4d (contact the Microchip
38factory for additional address options).