Commit | Line | Data |
---|---|---|
5c9360ea PZ |
1 | # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) |
2 | %YAML 1.2 | |
3 | --- | |
4 | $id: http://devicetree.org/schemas/reset/nuvoton,npcm750-reset.yaml# | |
5 | $schema: http://devicetree.org/meta-schemas/core.yaml# | |
6 | ||
7 | title: Nuvoton NPCM Reset controller | |
8 | ||
9 | maintainers: | |
10 | - Tomer Maimon <tmaimon77@gmail.com> | |
11 | ||
12 | properties: | |
13 | compatible: | |
14 | const: nuvoton,npcm750-reset | |
15 | ||
16 | reg: | |
17 | maxItems: 1 | |
18 | ||
19 | '#reset-cells': | |
20 | const: 2 | |
21 | ||
40b88f32 TM |
22 | nuvoton,sysgcr: |
23 | $ref: /schemas/types.yaml#/definitions/phandle | |
24 | description: a phandle to access GCR registers. | |
25 | ||
5c9360ea PZ |
26 | nuvoton,sw-reset-number: |
27 | $ref: /schemas/types.yaml#/definitions/uint32 | |
28 | minimum: 1 | |
29 | maximum: 4 | |
30 | description: | | |
31 | Contains the software reset number to restart the SoC. | |
32 | If not specified, software reset is disabled. | |
33 | ||
34 | required: | |
35 | - compatible | |
36 | - reg | |
37 | - '#reset-cells' | |
40b88f32 | 38 | - nuvoton,sysgcr |
5c9360ea PZ |
39 | |
40 | additionalProperties: false | |
41 | ||
42 | examples: | |
43 | - | | |
44 | #include <dt-bindings/reset/nuvoton,npcm7xx-reset.h> | |
45 | rstc: rstc@f0801000 { | |
46 | compatible = "nuvoton,npcm750-reset"; | |
47 | reg = <0xf0801000 0x70>; | |
48 | #reset-cells = <2>; | |
40b88f32 | 49 | nuvoton,sysgcr = <&gcr>; |
5c9360ea PZ |
50 | nuvoton,sw-reset-number = <2>; |
51 | }; | |
52 | ||
53 | // Specifying reset lines connected to IP NPCM7XX modules | |
54 | spi0: spi { | |
55 | resets = <&rstc NPCM7XX_RESET_IPSRST2 NPCM7XX_RESET_PSPI1>; | |
56 | }; |