Commit | Line | Data |
---|---|---|
7260d251 YS |
1 | * Renesas R-Car PWM Timer Controller |
2 | ||
3 | Required Properties: | |
cdc13708 | 4 | - compatible: should be "renesas,pwm-rcar" and one of the following. |
9d7e7285 | 5 | - "renesas,pwm-r8a7743": for RZ/G1M |
a4675881 | 6 | - "renesas,pwm-r8a7744": for RZ/G1N |
9d7e7285 | 7 | - "renesas,pwm-r8a7745": for RZ/G1E |
786e0cfa | 8 | - "renesas,pwm-r8a774a1": for RZ/G2M |
7260d251 YS |
9 | - "renesas,pwm-r8a7778": for R-Car M1A |
10 | - "renesas,pwm-r8a7779": for R-Car H1 | |
11 | - "renesas,pwm-r8a7790": for R-Car H2 | |
12 | - "renesas,pwm-r8a7791": for R-Car M2-W | |
13 | - "renesas,pwm-r8a7794": for R-Car E2 | |
396d502c | 14 | - "renesas,pwm-r8a7795": for R-Car H3 |
df8f4c6c | 15 | - "renesas,pwm-r8a7796": for R-Car M3-W |
aa7c4932 | 16 | - "renesas,pwm-r8a77965": for R-Car M3-N |
2360fc6a SS |
17 | - "renesas,pwm-r8a77970": for R-Car V3M |
18 | - "renesas,pwm-r8a77980": for R-Car V3H | |
5cd96041 | 19 | - "renesas,pwm-r8a77990": for R-Car E3 |
ccb4e74a | 20 | - "renesas,pwm-r8a77995": for R-Car D3 |
7260d251 YS |
21 | - reg: base address and length of the registers block for the PWM. |
22 | - #pwm-cells: should be 2. See pwm.txt in this directory for a description of | |
23 | the cells format. | |
24 | - clocks: clock phandle and specifier pair. | |
25 | - pinctrl-0: phandle, referring to a default pin configuration node. | |
26 | - pinctrl-names: Set to "default". | |
27 | ||
9d7e7285 | 28 | Example: R8A7743 (RZ/G1M) PWM Timer node |
7260d251 YS |
29 | |
30 | pwm0: pwm@e6e30000 { | |
9d7e7285 | 31 | compatible = "renesas,pwm-r8a7743", "renesas,pwm-rcar"; |
7260d251 | 32 | reg = <0 0xe6e30000 0 0x8>; |
9d7e7285 FC |
33 | clocks = <&cpg CPG_MOD 523>; |
34 | power-domains = <&sysc R8A7743_PD_ALWAYS_ON>; | |
35 | resets = <&cpg 523>; | |
7260d251 | 36 | #pwm-cells = <2>; |
7260d251 YS |
37 | pinctrl-0 = <&pwm0_pins>; |
38 | pinctrl-names = "default"; | |
39 | }; |