Commit | Line | Data |
---|---|---|
20ce1e30 GP |
1 | * Freescale Low Power Inter IC (LPI2C) for i.MX |
2 | ||
3 | Required properties: | |
4 | - compatible : | |
5 | - "fsl,imx7ulp-lpi2c" for LPI2C compatible with the one integrated on i.MX7ULP soc | |
20ce1e30 | 6 | - reg : address and length of the lpi2c master registers |
20ce1e30 GP |
7 | - interrupts : lpi2c interrupt |
8 | - clocks : lpi2c clock specifier | |
9 | ||
10 | Examples: | |
11 | ||
afc3bca4 | 12 | lpi2c7: lpi2c7@40a50000 { |
f6eb8934 | 13 | compatible = "fsl,imx7ulp-lpi2c"; |
20ce1e30 GP |
14 | reg = <0x40A50000 0x10000>; |
15 | interrupt-parent = <&intc>; | |
16 | interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>; | |
17 | clocks = <&clks IMX7ULP_CLK_LPI2C7>; | |
18 | }; |